{"id":"https://openalex.org/W4387411182","doi":"https://doi.org/10.1109/esscirc59616.2023.10268769","title":"A 4nm FinFET 0.8V 13ppm/\u00b0C Switched Capacitor Based Current Mode Bandgap Reference","display_name":"A 4nm FinFET 0.8V 13ppm/\u00b0C Switched Capacitor Based Current Mode Bandgap Reference","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387411182","doi":"https://doi.org/10.1109/esscirc59616.2023.10268769"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc59616.2023.10268769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100737183","display_name":"Huanhuan Zhang","orcid":"https://orcid.org/0000-0002-2255-4261"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Huanhuan Zhang","raw_affiliation_strings":["IP Engineering Group Intel Corp.,Hudson,MA,USA","IP Engineering Group Intel Corp., Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"IP Engineering Group Intel Corp.,Hudson,MA,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"IP Engineering Group Intel Corp., Hudson, MA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017358386","display_name":"Alexander S. Lyakhov","orcid":"https://orcid.org/0000-0003-4782-4974"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander Lyakhov","raw_affiliation_strings":["IP Engineering Group Intel Corp.,Portland,OR,USA","IP Engineering Group Intel Corp., Portland, OR, USA"],"affiliations":[{"raw_affiliation_string":"IP Engineering Group Intel Corp.,Portland,OR,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"IP Engineering Group Intel Corp., Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077021882","display_name":"Arvind Raghavan","orcid":"https://orcid.org/0009-0002-5260-1353"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind Raghavan","raw_affiliation_strings":["IP Engineering Group Intel Corp.,Santa Clara,CA,USA","IP Engineering Group Intel Corp., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"IP Engineering Group Intel Corp.,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"IP Engineering Group Intel Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100737183"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.3322,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.54000905,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandgap-voltage-reference","display_name":"Bandgap voltage reference","score":0.773818850517273},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5370911955833435},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.517669677734375},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.5113784670829773},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.507176399230957},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.45710334181785583},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.44399991631507874},{"id":"https://openalex.org/keywords/temperature-coefficient","display_name":"Temperature coefficient","score":0.44000887870788574},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.36601728200912476},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3590322732925415},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3581465184688568},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.34613001346588135},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32866138219833374},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.2615452706813812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2461041808128357},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24532046914100647}],"concepts":[{"id":"https://openalex.org/C127033052","wikidata":"https://www.wikidata.org/wiki/Q48635","display_name":"Bandgap voltage reference","level":5,"score":0.773818850517273},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5370911955833435},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.517669677734375},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.5113784670829773},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.507176399230957},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.45710334181785583},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.44399991631507874},{"id":"https://openalex.org/C16643434","wikidata":"https://www.wikidata.org/wiki/Q898642","display_name":"Temperature coefficient","level":2,"score":0.44000887870788574},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.36601728200912476},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3590322732925415},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3581465184688568},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.34613001346588135},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32866138219833374},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.2615452706813812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2461041808128357},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24532046914100647},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc59616.2023.10268769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1631994932","https://openalex.org/W1836230231","https://openalex.org/W1965284924","https://openalex.org/W1982288276","https://openalex.org/W3095491424"],"related_works":["https://openalex.org/W2116841248","https://openalex.org/W4229013747","https://openalex.org/W3004564537","https://openalex.org/W2325650887","https://openalex.org/W2370976371","https://openalex.org/W4200227610","https://openalex.org/W2387496861","https://openalex.org/W4283207814","https://openalex.org/W2382539836","https://openalex.org/W2377984429"],"abstract_inverted_index":{"Digital":[0],"SoCs":[1],"demand":[2],"accurate":[3],"on-die":[4],"sub-lV":[5],"Bandgap":[6],"Reference":[7],"(BGRe1f).":[8],"In":[9],"this":[10],"paper,":[11],"we":[12],"developed":[13],"a":[14,31,58,72,78],"switched":[15],"capacitor":[16],"based,":[17],"current":[18,47,60],"mode,":[19],"variation":[20],"resilient,":[21],"0.":[22],"8V":[23],"bandgap":[24,53],"reference":[25],"for":[26],"digital":[27],"SoC":[28],"application":[29],"on":[30],"4nm":[32],"FinFET":[33],"process":[34],"node,":[35],"with":[36,62,71],"1.5$\\mu$s":[37],"startup":[38],"time":[39,63],"and":[40,65,84],"0.003m$\\mathrm{m}^{2}$":[41],"area,":[42],"the":[43],"smallest":[44],"among":[45],"published":[46],"mode":[48],"BJT":[49],"based":[50],"designs.":[51],"The":[52],"architecture":[54],"is":[55],"implemented":[56],"using":[57],"single":[59],"source":[61],"interleaving":[64],"an":[66,85],"auto":[67],"zero":[68],"error":[69],"amplifier,":[70],"resultant":[73],"closed":[74],"loop":[75],"offset":[76,81],"of$\\sim$100$\\mu$V,":[77],"post":[79],"trim":[80],"below":[82],"0.25%":[83],"average":[86],"temperature":[87],"coefficient":[88],"of":[89],"13ppm/\u00b0C":[90],"from":[91],"0\u00b0C":[92],"to":[93],"120\u00b0C.":[94]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}