{"id":"https://openalex.org/W4387411129","doi":"https://doi.org/10.1109/esscirc59616.2023.10268759","title":"A 70MHz Bandwidth Time-Interleaved Noise-Shaping SAR Assisted Delta Sigma ADC with Digital Cross-Coupling in 28nm CMOS","display_name":"A 70MHz Bandwidth Time-Interleaved Noise-Shaping SAR Assisted Delta Sigma ADC with Digital Cross-Coupling in 28nm CMOS","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387411129","doi":"https://doi.org/10.1109/esscirc59616.2023.10268759"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc59616.2023.10268759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053460181","display_name":"Lucas Moura Santana","orcid":"https://orcid.org/0000-0002-1642-2465"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Lucas Moura Santana","raw_affiliation_strings":["Vrije Universiteit Brussel (VUB),Dept. of Electronics and Informatics (ETRO),Brussels,Belgium","Dept. of Electronics and Informatics (ETRO), Vrije Universiteit Brussel (VUB), Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel (VUB),Dept. of Electronics and Informatics (ETRO),Brussels,Belgium","institution_ids":["https://openalex.org/I13469542"]},{"raw_affiliation_string":"Dept. of Electronics and Informatics (ETRO), Vrije Universiteit Brussel (VUB), Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013611541","display_name":"Ewout Martens","orcid":"https://orcid.org/0000-0001-5485-1837"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ewout Martens","raw_affiliation_strings":["imec,Leuven,Belgium","imec, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084917475","display_name":"Jorge Lagos","orcid":"https://orcid.org/0000-0001-5682-8737"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Jorge Lagos","raw_affiliation_strings":["imec,Leuven,Belgium","imec, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059069030","display_name":"Piet Wambacq","orcid":"https://orcid.org/0000-0003-4388-7257"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Piet Wambacq","raw_affiliation_strings":["Vrije Universiteit Brussel (VUB),Dept. of Electronics and Informatics (ETRO),Brussels,Belgium","Dept. of Electronics and Informatics (ETRO), Vrije Universiteit Brussel (VUB), Brussels, Belgium"],"affiliations":[{"raw_affiliation_string":"Vrije Universiteit Brussel (VUB),Dept. of Electronics and Informatics (ETRO),Brussels,Belgium","institution_ids":["https://openalex.org/I13469542"]},{"raw_affiliation_string":"Dept. of Electronics and Informatics (ETRO), Vrije Universiteit Brussel (VUB), Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042750271","display_name":"Jan Craninckx","orcid":"https://orcid.org/0000-0002-3980-0203"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Jan Craninckx","raw_affiliation_strings":["imec,Leuven,Belgium","imec, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"imec,Leuven,Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"imec, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053460181"],"corresponding_institution_ids":["https://openalex.org/I13469542"],"apc_list":null,"apc_paid":null,"fwci":0.3375,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.53951211,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"389","last_page":"392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.8222030401229858},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.7926472425460815},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7313179969787598},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6133062243461609},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5852220058441162},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5529046654701233},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5307922959327698},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5209935307502747},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.4995279312133789},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4554864466190338},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.4414082169532776},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.43528348207473755},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.39493635296821594},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29741474986076355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2590048313140869},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17299029231071472},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1098492443561554},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09638282656669617},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08261170983314514}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.8222030401229858},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.7926472425460815},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7313179969787598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6133062243461609},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5852220058441162},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5529046654701233},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5307922959327698},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5209935307502747},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.4995279312133789},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4554864466190338},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.4414082169532776},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.43528348207473755},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.39493635296821594},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29741474986076355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2590048313140869},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17299029231071472},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1098492443561554},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09638282656669617},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08261170983314514},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc59616.2023.10268759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268759","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1978289391","https://openalex.org/W2151275222","https://openalex.org/W2155411941","https://openalex.org/W2159575622","https://openalex.org/W2922361076","https://openalex.org/W3048436813","https://openalex.org/W3134447919","https://openalex.org/W4226354872","https://openalex.org/W4286571756"],"related_works":["https://openalex.org/W2914701507","https://openalex.org/W2982541868","https://openalex.org/W3176856240","https://openalex.org/W3011208887","https://openalex.org/W2905521207","https://openalex.org/W2580320552","https://openalex.org/W3002516890","https://openalex.org/W2909877441","https://openalex.org/W2487410127","https://openalex.org/W1526838648"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,15,40,82,108],"2x":[4],"Time-Interleaved":[5],"(TI)":[6],"Delta":[7],"Sigma":[8],"Modulator":[9],"(DSM)":[10],"Analog-to-Digital":[11],"Converter":[12],"(ADC)":[13],"leveraging":[14],"6b":[16],"Noise-Coupled":[17],"(NC)":[18],"Noise-Shaping":[19],"(NS)":[20],"SAR":[21],"quantizer.":[22],"A":[23],"novel":[24],"technique":[25],"to":[26,34,69,102],"implement":[27],"the":[28,36,49,74,90],"noise":[29,72],"coupling":[30],"mid-quantization":[31],"is":[32,56,89],"presented":[33],"relax":[35],"timing":[37],"bottleneck":[38],"on":[39,48],"2xTI":[41],"NC":[42],"NS":[43,100],"SAR,":[44],"having":[45],"minimal":[46],"impact":[47],"achievable":[50],"clock":[51],"speed.":[52],"The":[53,77],"loop":[54],"filter":[55],"implemented":[57],"using":[58],"power-efficient":[59],"no-hold":[60],"phase":[61],"ringamps":[62],"with":[63],"an":[64],"input":[65,75],"capacitor":[66],"reset":[67],"pre-sampling":[68],"reduce":[70],"kickback":[71],"in":[73],"network.":[76],"full":[78],"ADC":[79],"clocks":[80],"at":[81],"sampling":[83],"rate":[84],"of":[85],"1.":[86],"4GS/s":[87],"which":[88],"highest":[91],"among":[92],"all":[93],"discrete-time":[94],"(DT)":[95],"DSM":[96],"ADCs":[97,101],"and":[98,104],"TI":[99],"date":[103],"achieves":[105],"67dB/72dBSNDR/SNR":[106],"over":[107],"70MHz":[109],"bandwidth":[110],"while":[111],"consuming":[112],"32mW.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}