{"id":"https://openalex.org/W4387395057","doi":"https://doi.org/10.1109/esscirc59616.2023.10268756","title":"A 2.4dB NF +4.1dBm IIP3 Differential Dual-Feedforward-Based Noise-Cancelling LNTA With Complementary NMOS and PMOS Configuration","display_name":"A 2.4dB NF +4.1dBm IIP3 Differential Dual-Feedforward-Based Noise-Cancelling LNTA With Complementary NMOS and PMOS Configuration","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387395057","doi":"https://doi.org/10.1109/esscirc59616.2023.10268756"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc59616.2023.10268756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077269431","display_name":"Zhe Liu","orcid":"https://orcid.org/0000-0002-2008-8623"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Zhe Liu","raw_affiliation_strings":["Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033403894","display_name":"Chirn Chye Boon","orcid":"https://orcid.org/0000-0003-0298-6232"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chirn Chye Boon","raw_affiliation_strings":["Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046462736","display_name":"Yangtao Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yangtao Dong","raw_affiliation_strings":["Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087472063","display_name":"Kaituo Yang","orcid":"https://orcid.org/0000-0003-1735-2013"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kaituo Yang","raw_affiliation_strings":["Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering,Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"CICS, Centre for Integrated Circuits and Systems, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077269431"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.2678,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54578157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"377","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8546943664550781},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8201503753662109},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.7719740867614746},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6176281571388245},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5195653438568115},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5063070058822632},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4641939401626587},{"id":"https://openalex.org/keywords/noise-figure","display_name":"Noise figure","score":0.4630435109138489},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4570082128047943},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.42551735043525696},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.40087762475013733},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3962041437625885},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.3803378939628601},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.33037859201431274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3024253249168396},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2656688690185547},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20945137739181519},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.062283068895339966}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8546943664550781},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8201503753662109},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.7719740867614746},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6176281571388245},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5195653438568115},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5063070058822632},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4641939401626587},{"id":"https://openalex.org/C112806910","wikidata":"https://www.wikidata.org/wiki/Q746825","display_name":"Noise figure","level":4,"score":0.4630435109138489},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4570082128047943},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.42551735043525696},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.40087762475013733},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3962041437625885},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3803378939628601},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.33037859201431274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3024253249168396},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2656688690185547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20945137739181519},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.062283068895339966}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc59616.2023.10268756","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268756","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1961114013","https://openalex.org/W2075789676","https://openalex.org/W2137593852","https://openalex.org/W2142458922","https://openalex.org/W2157391701","https://openalex.org/W2993891850","https://openalex.org/W3083146447","https://openalex.org/W3139043786"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2339836056","https://openalex.org/W1811213809","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2087862887"],"abstract_inverted_index":{"This":[0,28],"paper":[1],"proposes":[2],"a":[3,34,79,87,107,112],"dual-feedforward-based":[4],"noise-cancelling":[5],"(NC)":[6],"technique,":[7],"where":[8],"the":[9,13,44,54,60,68],"noise":[10,26],"contribution":[11],"of":[12,75,82,89,98,116],"auxiliary":[14],"amplifier":[15,37],"is":[16,30,50],"proportional":[17],"to":[18,32,52,84],"its":[19],"transconductance,":[20],"allowing":[21],"for":[22,40],"simultaneous":[23],"current":[24],"and":[25,47,95],"reduction.":[27],"technique":[29],"used":[31],"implement":[33],"low-noise":[35],"transconductance":[36],"(LNTA)":[38],"tailored":[39],"current-mode":[41],"receiver.":[42],"Moreover,":[43],"complementary":[45],"NMOS":[46],"PMOS":[48],"configuration":[49],"employed":[51],"improve":[53],"third-order":[55],"linearity":[56],"performance":[57],"by":[58],"attenuating":[59],"second-order":[61],"distortion.":[62],"Fabricated":[63],"in":[64],"TSMC":[65],"28nm":[66],"CMOS,":[67],"differential":[69],"inductorless":[70],"LNTA":[71],"achieves":[72],"an":[73,96],"$S_{21}$":[74],"10.":[76],"2dB":[77],"with":[78],"3-dB":[80],"bandwidth":[81],"0.25":[83],"3.":[85],"7GHz,":[86],"NF":[88],"2.":[90],"4dB":[91],"at":[92,100],"1.":[93,108],"4GHz":[94],"IIP3":[97],"4.1dBm":[99],"IGHz.":[101],"It":[102],"draws":[103],"6.":[104],"6mA":[105],"from":[106],"2V":[109],"supply,":[110],"occupying":[111],"compact":[113],"active":[114],"area":[115],"0.021mm":[117],"<sup":[118],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[119],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[120],".":[121]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}