{"id":"https://openalex.org/W4387411192","doi":"https://doi.org/10.1109/esscirc59616.2023.10268753","title":"A Fully Integrated Adaptive Dead-Time Controlling Gate Driver Enabling ZVS in HV Converters","display_name":"A Fully Integrated Adaptive Dead-Time Controlling Gate Driver Enabling ZVS in HV Converters","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387411192","doi":"https://doi.org/10.1109/esscirc59616.2023.10268753"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc59616.2023.10268753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060058676","display_name":"L\u00e9on Weihs","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"L\u00e9on Weihs","raw_affiliation_strings":["RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061570623","display_name":"Erik Wehr","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erik Wehr","raw_affiliation_strings":["RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092357717","display_name":"Kenny Vohl","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kenny Vohl","raw_affiliation_strings":["RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085686166","display_name":"Tobias Zekorn","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Zekorn","raw_affiliation_strings":["RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University Kopernikusstr. 16,Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5060058676"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":0.3742,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59969108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"201","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10223","display_name":"Microgrid Control and Optimization","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.8229742050170898},{"id":"https://openalex.org/keywords/dead-time","display_name":"Dead time","score":0.574297308921814},{"id":"https://openalex.org/keywords/gate-driver","display_name":"Gate driver","score":0.5403826832771301},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5033194422721863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.469845712184906},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44210273027420044},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4176768958568573},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30783066153526306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18664777278900146},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16742485761642456}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.8229742050170898},{"id":"https://openalex.org/C159484563","wikidata":"https://www.wikidata.org/wiki/Q628723","display_name":"Dead time","level":2,"score":0.574297308921814},{"id":"https://openalex.org/C179141203","wikidata":"https://www.wikidata.org/wiki/Q1495747","display_name":"Gate driver","level":3,"score":0.5403826832771301},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5033194422721863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.469845712184906},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44210273027420044},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4176768958568573},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30783066153526306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18664777278900146},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16742485761642456},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc59616.2023.10268753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268753","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2090653274","https://openalex.org/W2096217342","https://openalex.org/W2345929174","https://openalex.org/W2895375909","https://openalex.org/W4210335538","https://openalex.org/W4385080116"],"related_works":["https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2070883797","https://openalex.org/W2102542442","https://openalex.org/W1986220761","https://openalex.org/W2042495646","https://openalex.org/W2154984715","https://openalex.org/W2074272557"],"abstract_inverted_index":{"This":[0,45],"work":[1],"presents":[2],"a":[3,88,93],"gate":[4,27,82,101],"driver":[5,21,102],"with":[6],"fully":[7],"inte-grated":[8],"adaptive":[9],"dead-time":[10],"regulation":[11],"without":[12,52],"additional":[13,70],"external":[14],"circuitry":[15],"at":[16],"the":[17,32,37,40,76,81],"switch":[18,33],"node.":[19],"The":[20,64,84,100],"makes":[22],"use":[23,50],"of":[24,39,80,90,96],"an":[25],"internal":[26],"current":[28],"measurement":[29],"to":[30,98],"infer":[31],"node":[34],"voltage":[35],"through":[36],"non-linearity":[38],"SiC-FET\u2019s":[41],"reverse":[42],"transfer":[43],"capacitance.":[44],"enables":[46],"high-frequency":[47],"and":[48,59,92],"high-voltage":[49],"cases":[51],"requiring":[53],"costly":[54],"HV":[55,62],"components":[56],"or":[57],"bandwidth":[58],"performance":[60],"limited":[61],"processes.":[63],"proposed":[65,85],"method":[66],"does":[67],"not":[68,74],"incur":[69],"losses,":[71],"while":[72],"also":[73],"limiting":[75],"dynamic":[77,94],"driving":[78],"ability":[79],"driver.":[83],"system":[86],"has":[87],"resolution":[89],"10ns":[91],"range":[95],"up":[97],"630ns.":[99],"is":[103],"implemented":[104],"in":[105],"180nmBCD.":[106]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-05-22T09:01:20.584952","created_date":"2025-10-10T00:00:00"}