{"id":"https://openalex.org/W4387411297","doi":"https://doi.org/10.1109/esscirc59616.2023.10268689","title":"A 4.8-GHz Time-Interleaved Multi-Reference PLL with 16.1-fs Jitter","display_name":"A 4.8-GHz Time-Interleaved Multi-Reference PLL with 16.1-fs Jitter","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387411297","doi":"https://doi.org/10.1109/esscirc59616.2023.10268689"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc59616.2023.10268689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101567551","display_name":"Hongzhuo Liu","orcid":"https://orcid.org/0000-0002-7815-1701"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hongzhuo Liu","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,China","School of Integrated Circuits, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074494245","display_name":"Wei Deng","orcid":"https://orcid.org/0000-0002-6323-4539"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Deng","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,China","School of Integrated Circuits, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086243413","display_name":"Haikun Jia","orcid":"https://orcid.org/0000-0003-4564-8938"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haikun Jia","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,China","School of Integrated Circuits, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100449699","display_name":"Shiwei Zhang","orcid":"https://orcid.org/0000-0002-7663-1912"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shiwei Zhang","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,China","School of Integrated Circuits, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102830887","display_name":"Shiyan Sun","orcid":"https://orcid.org/0000-0003-4347-505X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shiyan Sun","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,China","School of Integrated Circuits, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052727227","display_name":"Baoyong Chi","orcid":"https://orcid.org/0000-0003-4399-4423"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Baoyong Chi","raw_affiliation_strings":["Tsinghua University,School of Integrated Circuits,China","School of Integrated Circuits, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Integrated Circuits,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5101567551"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.071,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77160605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9860544204711914},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8594350814819336},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7314997315406799},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5839248299598694},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5120075345039368},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.49405744671821594},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3544660210609436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19738101959228516},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1736498773097992}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9860544204711914},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8594350814819336},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7314997315406799},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5839248299598694},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5120075345039368},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.49405744671821594},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3544660210609436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19738101959228516},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1736498773097992}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc59616.2023.10268689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W3004354595","https://openalex.org/W3015520279","https://openalex.org/W3132889034","https://openalex.org/W3135554245","https://openalex.org/W3183913092","https://openalex.org/W4308089742","https://openalex.org/W4308089895","https://openalex.org/W4376133983","https://openalex.org/W6773390323"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W2139484866","https://openalex.org/W2188779191","https://openalex.org/W2967785526","https://openalex.org/W188830667","https://openalex.org/W1605914315","https://openalex.org/W4360861688","https://openalex.org/W4225994594"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"4.8-to-5.6":[4],"GHz":[5],"timeinterleaved":[6],"multi-reference":[7],"PLL":[8,60],"with":[9,17],"sub-20fs":[10],"jitter.":[11],"The":[12],"reference":[13],"clocks":[14,21],"are":[15],"aligned":[16],"the":[18,24,32,49,53,57],"time-interleaved":[19],"feedback":[20],"produced":[22],"by":[23],"multi-phase":[25],"divider.":[26],"Fabricated":[27],"in":[28,61],"65-nm":[29],"CMOS":[30],"technology,":[31],"prototype":[33],"achieves":[34],"16.1-fs":[35],"jitter":[36,59],"integrated":[37],"from":[38],"10kHz":[39],"to":[40],"40MHz":[41],"at":[42],"4.8-GHz":[43],"carrier,":[44],"and":[45],"consumes":[46],"83mW.":[47],"To":[48],"best":[50],"knowledge":[51],"of":[52],"authors,":[54],"it":[55],"is":[56],"lowest":[58],"CMOS/SiGe":[62],"technology":[63],"reported":[64],"so":[65],"far.":[66]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}