{"id":"https://openalex.org/W4308089742","doi":"https://doi.org/10.1109/esscirc55480.2022.9911482","title":"A 4.7GHz Synchronized-Multi-Reference PLL with In-Band Phase Noise Lower than Reference Phase $\\text{Noise +20}\\text{logN}_{\\mathrm{d}\\mathrm{i}\\mathrm{v}}$","display_name":"A 4.7GHz Synchronized-Multi-Reference PLL with In-Band Phase Noise Lower than Reference Phase $\\text{Noise +20}\\text{logN}_{\\mathrm{d}\\mathrm{i}\\mathrm{v}}$","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308089742","doi":"https://doi.org/10.1109/esscirc55480.2022.9911482"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc55480.2022.9911482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911482","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101567551","display_name":"Hongzhuo Liu","orcid":"https://orcid.org/0000-0002-7815-1701"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hongzhuo Liu","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074494245","display_name":"Wei Deng","orcid":"https://orcid.org/0000-0002-6323-4539"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Deng","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086243413","display_name":"Haikun Jia","orcid":"https://orcid.org/0000-0003-4564-8938"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haikun Jia","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029469291","display_name":"Shiyan Sun","orcid":"https://orcid.org/0000-0002-6543-0672"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shiyan Sun","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004932472","display_name":"Qixiu Wu","orcid":"https://orcid.org/0009-0009-3220-8483"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qixiu Wu","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009941167","display_name":"Jiajie Tang","orcid":"https://orcid.org/0009-0004-4753-9174"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiajie Tang","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052727227","display_name":"Baoyong Chi","orcid":"https://orcid.org/0000-0003-4399-4423"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Baoyong Chi","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5101567551"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.6112,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83183232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9211578965187073},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8154524564743042},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7116665840148926},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6551685929298401},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.5730217099189758},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.502518892288208},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.45945650339126587},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4572758972644806},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4425562620162964},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4195905923843384},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3841804265975952},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.343122661113739},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2136853039264679},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14071473479270935},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12140113115310669},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11481314897537231},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.07464349269866943},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.05929690599441528}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9211578965187073},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8154524564743042},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7116665840148926},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6551685929298401},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.5730217099189758},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.502518892288208},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.45945650339126587},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4572758972644806},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4425562620162964},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4195905923843384},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3841804265975952},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.343122661113739},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2136853039264679},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14071473479270935},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12140113115310669},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11481314897537231},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.07464349269866943},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.05929690599441528},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc55480.2022.9911482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911482","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2317713607","https://openalex.org/W2346049708","https://openalex.org/W2741697073","https://openalex.org/W2952154040","https://openalex.org/W3132889034","https://openalex.org/W3154592321","https://openalex.org/W4206094072"],"related_works":["https://openalex.org/W2130012952","https://openalex.org/W2288286056","https://openalex.org/W2159758079","https://openalex.org/W2793587211","https://openalex.org/W2136547340","https://openalex.org/W2062028409","https://openalex.org/W2122492266","https://openalex.org/W2218086155","https://openalex.org/W1603684227","https://openalex.org/W1840696208"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,68],"PLL":[4,63,81],"using":[5,82],"synchronized":[6,59,84],"multiple":[7],"references":[8,85],"with":[9,57],"in-band":[10,48],"phase":[11,22],"noise":[12],"(PN)":[13],"lower":[14,51],"than":[15,52],"the":[16,36,45,53,77,79],"conventional":[17,54],"theoretical":[18,55],"limit":[19],"of":[20],"reference":[21,70],"<tex":[23],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[24],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\text{noise+}":[25],"20\\text{logN}_{\\mathrm{d}\\mathrm{i}\\mathrm{v}}$</tex>":[26],".":[27],"The":[28,61],"proposed":[29,62,80],"technique":[30],"provides":[31],"design":[32],"flexibility":[33],"to":[34],"alleviate":[35],"jitter-power":[37],"trade-off":[38],"in":[39,42,67],"PLL.":[40],"Realized":[41],"65-nm":[43],"CMOS,":[44],"prototype":[46],"achieves":[47,86],"PN":[49],"1.7-dB":[50],"limit,":[56],"four":[58,83],"references.":[60],"can":[64],"be":[65],"configured":[66],"single":[69],"mode":[71],"achieving":[72],"0.54-ps":[73],"integrated":[74,88],"jitter.":[75,89],"In":[76],"contrast,":[78],"0.35-ps":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}