{"id":"https://openalex.org/W4308089475","doi":"https://doi.org/10.1109/esscirc55480.2022.9911440","title":"A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm","display_name":"A 1.23-GHz 16-kb Programmable and Generic Processing-in-SRAM Accelerator in 65nm","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308089475","doi":"https://doi.org/10.1109/esscirc55480.2022.9911440"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc55480.2022.9911440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911440","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050934336","display_name":"Amitesh Sridharan","orcid":"https://orcid.org/0009-0005-5620-9385"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amitesh Sridharan","raw_affiliation_strings":["Arizona State University,USA","Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University,USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["New Jersey Institute of Technology,USA","New Jersey Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"New Jersey Institute of Technology,USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"New Jersey Institute of Technology, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008325583","display_name":"Sai Kiran Cherupally","orcid":"https://orcid.org/0000-0002-6305-1935"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Kiran Cherupally","raw_affiliation_strings":["Arizona State University,USA","Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University,USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074715434","display_name":"Fan Zhang","orcid":"https://orcid.org/0000-0002-6823-2700"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fan Zhang","raw_affiliation_strings":["Arizona State University,USA","Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University,USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007690955","display_name":"Jae-sun Seo","orcid":"https://orcid.org/0000-0002-4551-7789"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae-Sun Seo","raw_affiliation_strings":["Arizona State University,USA","Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University,USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047916979","display_name":"Deliang Fan","orcid":"https://orcid.org/0000-0002-7989-6297"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deliang Fan","raw_affiliation_strings":["Arizona State University,USA","Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University,USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.1463,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.9618059,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7952090501785278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7348151206970215},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5303745269775391},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5273588299751282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49958157539367676},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.4691668450832367},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.45382416248321533},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.43134114146232605},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4288060665130615},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.42813345789909363},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41917330026626587},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41684046387672424},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3674702048301697},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3373678922653198},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17998093366622925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15096092224121094},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14288023114204407},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.12673407793045044},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.09261578321456909},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08958473801612854}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7952090501785278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7348151206970215},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5303745269775391},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5273588299751282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49958157539367676},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4691668450832367},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.45382416248321533},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.43134114146232605},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4288060665130615},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.42813345789909363},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41917330026626587},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41684046387672424},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3674702048301697},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3373678922653198},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17998093366622925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15096092224121094},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14288023114204407},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.12673407793045044},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.09261578321456909},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08958473801612854},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc55480.2022.9911440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911440","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5667784072","display_name":null,"funder_award_id":"2003749,2144751","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W12343306","https://openalex.org/W2793009352","https://openalex.org/W2904299207","https://openalex.org/W2920326572","https://openalex.org/W2964133305","https://openalex.org/W2976137532","https://openalex.org/W3015655039","https://openalex.org/W6756864557","https://openalex.org/W6776372927"],"related_works":["https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W3105918491","https://openalex.org/W2139569078","https://openalex.org/W2102777336","https://openalex.org/W2197466303","https://openalex.org/W2154814801","https://openalex.org/W2764789987","https://openalex.org/W1796445194","https://openalex.org/W2118828191"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,18,41,76],"generic":[3],"and":[4,29,32,67,110],"programmable":[5,89],"Processing-in-SRAM":[6],"(PSRAM)":[7],"accelerator":[8],"chip":[9,102],"design":[10,72],"based":[11],"on":[12],"an":[13],"8T-SRAM":[14],"array":[15],"to":[16,93],"accommodate":[17],"complete":[19],"set":[20],"of":[21,81,86,107,112],"Boolean":[22],"logic":[23],"operations":[24],"(e.g.,":[25],"NOR/NAND/XOR,":[26],"both":[27],"2-":[28],"3-input),":[30],"majority,":[31],"full":[33],"adder,":[34],"for":[35,49,57],"the":[36,46,87],"first":[37],"time,":[38],"all":[39],"in":[40,75],"single":[42],"cycle.":[43],"PSRAM":[44],"provides":[45],"programmability":[47],"required":[48],"in-memory":[50,90],"computing":[51,91],"platforms":[52],"that":[53],"could":[54],"be":[55],"used":[56],"various":[58],"applications":[59],"such":[60],"as":[61],"parallel":[62],"vector":[63],"operation,":[64],"neural":[65],"networks,":[66],"data":[68],"encryption.":[69],"The":[70,99],"prototype":[71,101],"is":[73],"implemented":[74],"SRAM":[77],"macro":[78],"with":[79],"size":[80],"16":[82],"kb,":[83],"demonstrating":[84],"one":[85],"fastest":[88],"system":[92],"date":[94],"operating":[95],"at":[96,115],"1.23":[97],"GHz.":[98],"65nm":[100],"achieves":[103],"system-level":[104],"peak":[105],"throughput":[106],"1.2":[108],"TOPS,":[109],"energy-efficiency":[111],"34.98":[113],"TOPS/W":[114],"1.2V.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}