{"id":"https://openalex.org/W4308089748","doi":"https://doi.org/10.1109/esscirc55480.2022.9911374","title":"On-Chip High-Resolution Timing Characterization Circuits for Memory IPs","display_name":"On-Chip High-Resolution Timing Characterization Circuits for Memory IPs","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308089748","doi":"https://doi.org/10.1109/esscirc55480.2022.9911374"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc55480.2022.9911374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000042800","display_name":"Gunjan Pandya","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gunjan Pandya","raw_affiliation_strings":["Corporate Memory Organization, Intel Corporation,Hillsboro,OR,97124"],"affiliations":[{"raw_affiliation_string":"Corporate Memory Organization, Intel Corporation,Hillsboro,OR,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Circuits Research Lab, Intel Labs,Hillsboro,OR,97124","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5006348328"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2144,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.34479272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"377","last_page":"380"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7568159699440002},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.66227126121521},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6467067003250122},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6018881797790527},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5795284509658813},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.48416668176651},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.46289482712745667},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4248661398887634},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3895662724971771},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33208656311035156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3179379105567932},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2719486355781555},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.2634313404560089},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.23146149516105652}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7568159699440002},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.66227126121521},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6467067003250122},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6018881797790527},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5795284509658813},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.48416668176651},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.46289482712745667},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4248661398887634},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3895662724971771},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33208656311035156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3179379105567932},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2719486355781555},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.2634313404560089},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.23146149516105652},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc55480.2022.9911374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1969164955","https://openalex.org/W1974974397","https://openalex.org/W2019893821","https://openalex.org/W2153114026","https://openalex.org/W3015681057","https://openalex.org/W3137731892","https://openalex.org/W4220769636"],"related_works":["https://openalex.org/W2003180247","https://openalex.org/W2116514610","https://openalex.org/W2144282137","https://openalex.org/W2032549010","https://openalex.org/W2391115906","https://openalex.org/W1514283284","https://openalex.org/W2127379989","https://openalex.org/W2117814846","https://openalex.org/W2112814021","https://openalex.org/W4233168990"],"abstract_inverted_index":{"A":[0],"fully":[1],"configurable":[2],"and":[3,17,33,61],"synthesizable":[4],"timing":[5,22,50],"characterization":[6],"test-bench":[7,23],"for":[8,58,70],"memory":[9,53],"IPs":[10],"enables":[11],"high":[12],"resolution":[13],"clk2q,":[14],"setup,":[15],"hold":[16],"cycle-time":[18],"delay":[19,46,64],"measurements.":[20],"The":[21],"features":[24],"distributed":[25],"regional":[26,38],"capture":[27,39],"FFs,":[28],"mesh":[29],"based":[30],"low-skew":[31],"clock":[32,63],"setup":[34],"difference":[35],"measurement":[36],"across":[37,52],"FFs":[40],"to":[41,48,66],"minimize":[42],"error,":[43],"multiple":[44,68],"data/input":[45],"generators":[47,65],"handle":[49],"permutations":[51],"inputs,":[54],"automated":[55],"relative":[56],"placement/pre-routing":[57],"matched":[59],"layout":[60],"XORed":[62],"create":[67],"edges":[69],"measuring":[71],"read":[72],"after":[73],"write":[74],"delay/cycle":[75],"time.":[76]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}