{"id":"https://openalex.org/W4308089912","doi":"https://doi.org/10.1109/esscirc55480.2022.9911336","title":"A Half-Bridge Gate-Driver for high-efficient Boost Converter Applications with single-sided ZVS and an adaptive Ringing Suppression Technique","display_name":"A Half-Bridge Gate-Driver for high-efficient Boost Converter Applications with single-sided ZVS and an adaptive Ringing Suppression Technique","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308089912","doi":"https://doi.org/10.1109/esscirc55480.2022.9911336"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc55480.2022.9911336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911336","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060392200","display_name":"Michael Hanhart","orcid":"https://orcid.org/0000-0002-8552-6006"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Hanhart","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014807715","display_name":"Jonas Zoche","orcid":"https://orcid.org/0009-0003-3030-1541"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jonas Zoche","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046907770","display_name":"Jan Grobe","orcid":"https://orcid.org/0009-0007-7762-8145"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Grobe","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060058676","display_name":"L\u00e9on Weihs","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Leon Weihs","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066295151","display_name":"Leo Rolff","orcid":null},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Leo Rolff","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033528054","display_name":"Ralf Wunderlich","orcid":"https://orcid.org/0000-0001-5841-6293"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ralf Wunderlich","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039003474","display_name":"Stefan Heinen","orcid":"https://orcid.org/0009-0001-7568-8116"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"RWTH Aachen University,Chair of Integrated Analog Circuits and RF Systems,Aachen,Germany,D-52074","institution_ids":["https://openalex.org/I887968799"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16289622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"289","last_page":"292"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.7447018623352051},{"id":"https://openalex.org/keywords/ringing","display_name":"Ringing","score":0.676607608795166},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.579947829246521},{"id":"https://openalex.org/keywords/gate-driver","display_name":"Gate driver","score":0.5067465901374817},{"id":"https://openalex.org/keywords/half-bridge","display_name":"Half bridge","score":0.48761478066444397},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47896912693977356},{"id":"https://openalex.org/keywords/rectification","display_name":"Rectification","score":0.4727918803691864},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.466859370470047},{"id":"https://openalex.org/keywords/boost-converter","display_name":"Boost converter","score":0.4422880709171295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44210225343704224},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4327836036682129},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42928847670555115},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41690677404403687},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35816317796707153},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31131523847579956}],"concepts":[{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.7447018623352051},{"id":"https://openalex.org/C30684385","wikidata":"https://www.wikidata.org/wiki/Q176509","display_name":"Ringing","level":3,"score":0.676607608795166},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.579947829246521},{"id":"https://openalex.org/C179141203","wikidata":"https://www.wikidata.org/wiki/Q1495747","display_name":"Gate driver","level":3,"score":0.5067465901374817},{"id":"https://openalex.org/C3019968007","wikidata":"https://www.wikidata.org/wiki/Q5641793","display_name":"Half bridge","level":4,"score":0.48761478066444397},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47896912693977356},{"id":"https://openalex.org/C50942859","wikidata":"https://www.wikidata.org/wiki/Q4967193","display_name":"Rectification","level":3,"score":0.4727918803691864},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.466859370470047},{"id":"https://openalex.org/C78336795","wikidata":"https://www.wikidata.org/wiki/Q760134","display_name":"Boost converter","level":3,"score":0.4422880709171295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44210225343704224},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4327836036682129},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42928847670555115},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41690677404403687},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35816317796707153},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31131523847579956},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc55480.2022.9911336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911336","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2743322146","https://openalex.org/W2790638037","https://openalex.org/W2793869373","https://openalex.org/W2921395474","https://openalex.org/W3135212871"],"related_works":["https://openalex.org/W3036123996","https://openalex.org/W3191385438","https://openalex.org/W4387250640","https://openalex.org/W253239776","https://openalex.org/W2169745293","https://openalex.org/W2077364191","https://openalex.org/W2368976097","https://openalex.org/W1509576040","https://openalex.org/W1980548135","https://openalex.org/W2798622742"],"abstract_inverted_index":{"This":[0,90],"paper":[1],"proposes":[2],"an":[3],"integrated":[4],"bootstrapped":[5],"Half-Bridge":[6],"(HB)":[7],"gate":[8,47,68],"driver,":[9],"which":[10],"is":[11,23,50,70,116],"used":[12],"in":[13,94],"a":[14,119],"synchronous":[15],"boost":[16,123],"converter":[17,124],"for":[18,61],"photovoltaic":[19],"applications.":[20],"The":[21,46,122],"HB":[22],"operated":[24],"with":[25,58],"single-sided":[26],"zero-voltage-switching":[27],"(ZVS)":[28],"at":[29],"the":[30,38,67,83,92,95,102],"low-side":[31],"(LS)":[32],"or":[33],"high-side":[34],"(HS),":[35],"dependent":[36],"on":[37,52],"inductor":[39],"current":[40,69],"sign,":[41],"to":[42,72,79],"minimize":[43],"switching":[44],"losses.":[45],"driver":[48],"architecture":[49],"based":[51],"segmented":[53],"and":[54,63,76,113],"distributed":[55],"output":[56],"stages":[57],"split":[59],"outputs":[60],"turn-on":[62,103],"turn-off.":[64],"During":[65],"turn-on,":[66],"limited":[71],"360":[73],"mA":[74],"initially":[75],"gets":[77],"boosted":[78],"1.2":[80],"A":[81,108],"after":[82],"Miller-Plateau":[84],"(MP)":[85],"has":[86],"been":[87],"actively":[88],"detected.":[89],"minimizes":[91],"di/dt":[93],"reverse":[96],"recovery":[97],"phase":[98],"and,":[99],"secondly,":[100],"reduces":[101],"time":[104,110],"by":[105,118],"26":[106],"%.":[107],"non-overlap":[109],"between":[111],"LS":[112],"HS":[114],"stage":[115],"guaranteed":[117],"supervisor":[120],"circuit.":[121],"achieves":[125],"98.6":[126],"%":[127],"peak":[128],"efficiency.":[129]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}