{"id":"https://openalex.org/W4308089741","doi":"https://doi.org/10.1109/esscirc55480.2022.9911334","title":"A 2.5 GHz 104 mW 57.35 dBc SFDR Non-linear DAC-based Direct-Digital Frequency Synthesizer in 65 nm CMOS Process","display_name":"A 2.5 GHz 104 mW 57.35 dBc SFDR Non-linear DAC-based Direct-Digital Frequency Synthesizer in 65 nm CMOS Process","publication_year":2022,"publication_date":"2022-09-19","ids":{"openalex":"https://openalex.org/W4308089741","doi":"https://doi.org/10.1109/esscirc55480.2022.9911334"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc55480.2022.9911334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911334","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060023517","display_name":"Dong-Hyun Yoon","orcid":"https://orcid.org/0000-0001-9394-8789"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Dong-Hyun Yoon","raw_affiliation_strings":["Nanyang Technological University,Singapore,Singapore","Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,Singapore,Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046877168","display_name":"Kwang\u2010Hyun Baek","orcid":"https://orcid.org/0000-0002-0046-3211"},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Hyun Baek","raw_affiliation_strings":["Chung-Ang University,Seoul,Korea","Chung-Ang University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Chung-Ang University,Seoul,Korea","institution_ids":["https://openalex.org/I67900169"]},{"raw_affiliation_string":"Chung-Ang University, Seoul, Korea","institution_ids":["https://openalex.org/I67900169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["Nanyang Technological University,Singapore,Singapore","Nanyang Technological University, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University,Singapore,Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060023517"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.9614,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70306176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9269229173660278},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8773103952407837},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6824679374694824},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4998779296875},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4791676104068756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4298238754272461},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.42346757650375366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4062524735927582},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.38399404287338257},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.3191336393356323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2672615349292755},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.21118557453155518}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9269229173660278},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8773103952407837},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6824679374694824},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4998779296875},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4791676104068756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4298238754272461},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.42346757650375366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4062524735927582},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.38399404287338257},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.3191336393356323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2672615349292755},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.21118557453155518},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc55480.2022.9911334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc55480.2022.9911334","pdf_url":null,"source":{"id":"https://openalex.org/S4363608323","display_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2032839684","https://openalex.org/W2125528964","https://openalex.org/W2147535734","https://openalex.org/W2751437525","https://openalex.org/W2888247796","https://openalex.org/W3016137691"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2971803165","https://openalex.org/W2161572852","https://openalex.org/W2371029054","https://openalex.org/W2370071821","https://openalex.org/W2394106628","https://openalex.org/W2350996794","https://openalex.org/W2384857702","https://openalex.org/W2367423162","https://openalex.org/W2144432296"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,14,51],"direct-digital":[4],"frequency":[5],"synthesizer":[6],"(DDS)":[7],"with":[8,17,88],"dynamic":[9],"performance":[10],"enhancement":[11],"techniques.":[12],"First,":[13],"fixed-weight":[15],"decoder":[16],"an":[18],"auxiliary":[19],"DAC":[20],"is":[21,57,72,82,99],"proposed":[22,34,70],"to":[23,59],"remove":[24],"the":[25,29,33,39,61],"truncation":[26],"spur":[27],"of":[28,41,63,91,97],"phase":[30],"accumulator.":[31],"Second,":[32],"tri-state":[35],"decoding":[36],"scheme":[37],"reduces":[38],"number":[40,62],"current":[42,53,64],"sources":[43,65],"for":[44],"reducing":[45],"timing":[46],"mismatches":[47],"and":[48,66],"capacitances.":[49],"Finally,":[50],"fine":[52],"source":[54],"reusing":[55],"technique":[56],"developed":[58],"reduce":[60],"power":[67,89],"consumption.":[68],"The":[69,79,94],"DDS":[71],"fabricated":[73],"in":[74],"65":[75],"nm":[76],"CMOS":[77],"technology.":[78],"worst":[80],"SFDR":[81],"57.35":[83],"dBc":[84],"at":[85],"2.5":[86],"GHz":[87],"consumption":[90],"104":[92],"mW.":[93],"measured":[95],"figure":[96],"merit":[98],"18,124":[100],"GHz.2":[101],"<sup":[102],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">(SFDR/6)</sup>":[104],"/W.":[105]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}