{"id":"https://openalex.org/W3208771313","doi":"https://doi.org/10.1109/esscirc53450.2021.9567819","title":"A Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC","display_name":"A Zero-Skipping Reconfigurable SRAM In-Memory Computing Macro with Binary-Searching ADC","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W3208771313","doi":"https://doi.org/10.1109/esscirc53450.2021.9567819","mag":"3208771313"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc53450.2021.9567819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003541204","display_name":"Chengshuo Yu","orcid":"https://orcid.org/0000-0003-0897-7871"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chengshuo Yu","raw_affiliation_strings":["Institute of Microelectronics, A*STAR, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, A*STAR, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065841007","display_name":"Kevin Tshun Chuan Chai","orcid":"https://orcid.org/0000-0001-6624-8912"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kevin Tshun Chuan Chai","raw_affiliation_strings":["Institute of Microelectronics, A*STAR, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, A*STAR, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035469250","display_name":"Bongjin Kim","orcid":"https://orcid.org/0000-0001-5397-9628"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bongjin Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Univerity of California, Santa Barbara, California, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Univerity of California, Santa Barbara, California, United States","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7119,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70368104,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"131","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7189350128173828},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6857686042785645},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6770585775375366},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5725992918014526},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49061551690101624},{"id":"https://openalex.org/keywords/zero","display_name":"Zero (linguistics)","score":0.45219147205352783},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41908133029937744},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.41026079654693604},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31157493591308594},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2843366861343384},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15206533670425415},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10043874382972717}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7189350128173828},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6857686042785645},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6770585775375366},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5725992918014526},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49061551690101624},{"id":"https://openalex.org/C2780813799","wikidata":"https://www.wikidata.org/wiki/Q3274237","display_name":"Zero (linguistics)","level":2,"score":0.45219147205352783},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41908133029937744},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.41026079654693604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31157493591308594},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2843366861343384},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15206533670425415},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10043874382972717},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc53450.2021.9567819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2966285227","https://openalex.org/W3015432327","https://openalex.org/W3017968097","https://openalex.org/W3128966520"],"related_works":["https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2208608937","https://openalex.org/W2120018824","https://openalex.org/W2766443086"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"a":[3,14,31,124,165],"reconfigurable":[4,32,66],"SRAM":[5],"in-memory":[6],"computing":[7,40],"macro":[8],"for":[9,45,59,79,83,88,93,139],"processing":[10],"neural":[11],"networks":[12],"using":[13,148,175],"pair":[15],"of":[16,76,164],"7T":[17,22,54],"bitcells.":[18,143],"The":[19,91,114,161],"proposed":[20,152],"dual":[21,53],"bitcell":[23,55,153],"structure":[24],"decouples":[25],"the":[26,60,94,132,137,140,151],"read":[27],"operation":[28,169],"and":[29,48,70,85,150,179],"offers":[30],"weight":[33,174],"precision":[34,67],"(3\u201315":[35],"levels).":[36],"It":[37],"also":[38],"saves":[39],"energy":[41,162],"by":[42,129],"skipping":[43],"zeros":[44],"both":[46],"weights":[47,68],"input":[49],"activations.":[50],"A":[51,73,144],"528\u00d7128":[52],"array":[56,154],"is":[57,146,170],"constructed":[58],"massively":[61],"parallel":[62],"128":[63],"dot-products":[64],"between":[65],"(1.6-3.9bit)":[69],"binary":[71,96],"inputs.":[72],"column":[74,115],"consists":[75],"384":[77],"bitcells":[78,82,87,92,107],"dot-products,":[80],"96":[81,141],"ADC,":[84],"48":[86,106],"offset":[89],"calibration.":[90],"column-by-column":[95],"searching":[97],"ADC":[98,116],"are":[99],"divided":[100],"into":[101,123],"two":[102],"groups,":[103],"each":[104],"with":[105],"having":[108],"fixed":[109],"\u2018+1\u2019":[110],"or":[111],"\u2018-1\u2019":[112],"weight.":[113],"then":[117],"converts":[118],"an":[119],"analog":[120],"dot-product":[121],"result":[122],"5-7bit":[125],"digital":[126],"output":[127],"code":[128],"dynamically":[130],"changing":[131],"reference":[133],"level":[134],"through":[135],"controlling":[136],"inputs":[138],"replica":[142],"test-chip":[145],"fabricated":[147],"65nm":[149],"occupies":[155],"0.378mm":[156],"<sup":[157],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[158],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[159],".":[160],"efficiency":[163],"unit":[166],"multiply-and-accumulate":[167],"(MAC)":[168],"258.5/67.9/23.9TOPS/W":[171],"at":[172],"1.6/2.8/3.9bit":[173],"0.45/0.8V":[176],"supply":[177],"voltages":[178],"200MHz":[180],"operating":[181],"clock":[182],"frequency.":[183]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}