{"id":"https://openalex.org/W3208335340","doi":"https://doi.org/10.1109/esscirc53450.2021.9567811","title":"A Charge-Rotating IIR Filter with Linear Interpolation and High Stop-Band Rejection","display_name":"A Charge-Rotating IIR Filter with Linear Interpolation and High Stop-Band Rejection","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W3208335340","doi":"https://doi.org/10.1109/esscirc53450.2021.9567811","mag":"3208335340"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc53450.2021.9567811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016826957","display_name":"Amir Bozorg","orcid":"https://orcid.org/0000-0002-5377-9228"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Amir Bozorg","raw_affiliation_strings":["University College Dublin, Dublin 4, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["University College Dublin, Dublin 4, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"335","last_page":"338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.602115273475647},{"id":"https://openalex.org/keywords/stopband","display_name":"Stopband","score":0.5883275270462036},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.524281919002533},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.514139711856842},{"id":"https://openalex.org/keywords/charge","display_name":"Charge (physics)","score":0.5057187080383301},{"id":"https://openalex.org/keywords/passband","display_name":"Passband","score":0.4609419107437134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4534471333026886},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4435677230358124},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44136402010917664},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.43639591336250305},{"id":"https://openalex.org/keywords/linear-interpolation","display_name":"Linear interpolation","score":0.4109398126602173},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3327564001083374},{"id":"https://openalex.org/keywords/band-pass-filter","display_name":"Band-pass filter","score":0.32676637172698975},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.32370424270629883},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3007943332195282},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2851361036300659},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.18985676765441895},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1559007167816162},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10020563006401062}],"concepts":[{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.602115273475647},{"id":"https://openalex.org/C46271340","wikidata":"https://www.wikidata.org/wiki/Q1971063","display_name":"Stopband","level":3,"score":0.5883275270462036},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.524281919002533},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.514139711856842},{"id":"https://openalex.org/C188082385","wikidata":"https://www.wikidata.org/wiki/Q73792","display_name":"Charge (physics)","level":2,"score":0.5057187080383301},{"id":"https://openalex.org/C46416853","wikidata":"https://www.wikidata.org/wiki/Q254758","display_name":"Passband","level":3,"score":0.4609419107437134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4534471333026886},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4435677230358124},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44136402010917664},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.43639591336250305},{"id":"https://openalex.org/C171836373","wikidata":"https://www.wikidata.org/wiki/Q2266329","display_name":"Linear interpolation","level":3,"score":0.4109398126602173},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3327564001083374},{"id":"https://openalex.org/C147788027","wikidata":"https://www.wikidata.org/wiki/Q2718101","display_name":"Band-pass filter","level":2,"score":0.32676637172698975},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.32370424270629883},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3007943332195282},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2851361036300659},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.18985676765441895},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1559007167816162},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10020563006401062},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc53450.2021.9567811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5600000023841858}],"awards":[{"id":"https://openalex.org/G5906654117","display_name":"Mixed-Signal Integrated Circuit Electronics to Enable the Internet-of-Things","funder_award_id":"14/RP/I2921","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"}],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1998750020","https://openalex.org/W2109980466","https://openalex.org/W2148020934","https://openalex.org/W2591857177","https://openalex.org/W2745156861","https://openalex.org/W2793393439","https://openalex.org/W2898904368","https://openalex.org/W3021089617","https://openalex.org/W3042423334"],"related_works":["https://openalex.org/W2069531742","https://openalex.org/W2090908593","https://openalex.org/W2171203456","https://openalex.org/W4313521831","https://openalex.org/W2016836169","https://openalex.org/W2053296571","https://openalex.org/W1978615574","https://openalex.org/W2810652530","https://openalex.org/W3113457650","https://openalex.org/W3127687975"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,7,15,26,40,56,62],"new":[4],"architecture":[5],"of":[6,17,30],"discrete-time":[8],"charge-rotating":[9],"low-pass":[10],"filter":[11],"(LPF)":[12],"which":[13],"achieves":[14,61],"high-order":[16],"filtering":[18],"and":[19,60],"improves":[20],"its":[21],"stop-band":[22,66],"rejection":[23,67],"while":[24,71],"maintaining":[25],"reasonable":[27],"duty":[28],"cycle":[29],"the":[31,44,51],"main":[32],"clock":[33],"at":[34,68],"20%.":[35],"Its":[36],"key":[37],"innovation":[38],"is":[39,78],"linear":[41],"interpolation":[42],"within":[43],"charge-accumulation":[45],"operation.":[46],"Fabricated":[47],"in":[48],"28-nm":[49],"CMOS,":[50],"proposed":[52],"IIR":[53],"LPF":[54],"demonstrates":[55],"1-9.9MHz":[57],"bandwidth":[58],"programmability":[59],"record-high":[63],"120":[64],"dB":[65],"100":[69],"MHz":[70],"consuming":[72],"merely":[73],"0.92mW.":[74],"The":[75],"in/out-of-band":[76],"IIP3":[77],"+18.6/+26.6":[79],"dBm.":[80]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}