{"id":"https://openalex.org/W3208171517","doi":"https://doi.org/10.1109/esscirc53450.2021.9567791","title":"200-GS/s ADC Front-End Employing 25% Duty Cycle Quadrature Clock Generator","display_name":"200-GS/s ADC Front-End Employing 25% Duty Cycle Quadrature Clock Generator","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W3208171517","doi":"https://doi.org/10.1109/esscirc53450.2021.9567791","mag":"3208171517"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc53450.2021.9567791","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054882288","display_name":"Naftali Weiss","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]},{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Naftali Weiss","raw_affiliation_strings":["Analog Design Department, Ciena Corporation, Ottawa, ON, Canada","ECE Department, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Analog Design Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]},{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048512593","display_name":"Gregory Cooke","orcid":"https://orcid.org/0000-0002-5603-5291"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gregory Cooke","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014120779","display_name":"Peter Schvan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210160469","display_name":"Ciena (Canada)","ror":"https://ror.org/05agqdk49","country_code":"CA","type":"company","lineage":["https://openalex.org/I1295297804","https://openalex.org/I4210160469"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Peter Schvan","raw_affiliation_strings":["Analog Design Department, Ciena Corporation, Ottawa, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Analog Design Department, Ciena Corporation, Ottawa, ON, Canada","institution_ids":["https://openalex.org/I4210160469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024136451","display_name":"P. Chevalier","orcid":"https://orcid.org/0000-0003-1848-9986"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pascal Chevalier","raw_affiliation_strings":["Technology and Design Platforms Department, STMicroelectronics, Crolles, France"],"affiliations":[{"raw_affiliation_string":"Technology and Design Platforms Department, STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087288705","display_name":"Andreia Cathelin","orcid":"https://orcid.org/0000-0003-2745-4523"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Andreia Cathelin","raw_affiliation_strings":["Technology and Design Platforms Department, STMicroelectronics, Crolles, France"],"affiliations":[{"raw_affiliation_string":"Technology and Design Platforms Department, STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079412475","display_name":"Sorin P. Voinigescu","orcid":"https://orcid.org/0000-0001-5134-1970"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Sorin P. Voinigescu","raw_affiliation_strings":["ECE Department, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"ECE Department, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5054882288"],"corresponding_institution_ids":["https://openalex.org/I185261750","https://openalex.org/I4210160469"],"apc_list":null,"apc_paid":null,"fwci":0.6685,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.65481413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7556414008140564},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7145035266876221},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6105151176452637},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5980299711227417},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.5621429085731506},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.5543293356895447},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5099011659622192},{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.4956706762313843},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4793706238269806},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3763383626937866},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3735448122024536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.291614830493927},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2890768349170685},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1615663468837738},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15079331398010254},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1250944435596466},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.0793757438659668}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7556414008140564},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7145035266876221},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6105151176452637},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5980299711227417},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5621429085731506},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.5543293356895447},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5099011659622192},{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.4956706762313843},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4793706238269806},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3763383626937866},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3735448122024536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.291614830493927},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2890768349170685},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1615663468837738},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15079331398010254},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1250944435596466},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0793757438659668},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc53450.2021.9567791","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2017358755","https://openalex.org/W2512849161","https://openalex.org/W2781517019","https://openalex.org/W2903036869","https://openalex.org/W2952889434","https://openalex.org/W2971803165","https://openalex.org/W3135750548","https://openalex.org/W3154768881","https://openalex.org/W3209792267"],"related_works":["https://openalex.org/W2538534558","https://openalex.org/W27766761","https://openalex.org/W2043562057","https://openalex.org/W1523515178","https://openalex.org/W2900105712","https://openalex.org/W4385507351","https://openalex.org/W3120154297","https://openalex.org/W2141337820","https://openalex.org/W2463645422","https://openalex.org/W2765731031"],"abstract_inverted_index":{"A":[0],"55nm":[1],"SiGe":[2],"BiCMOS":[3],"ADC":[4,74],"front-end":[5,39,75],"is":[6,32,76],"reported":[7],"with":[8,40],"record":[9],"200-GS/s":[10],"sampling":[11],"rate":[12],"and":[13,19,26,49,57],"SNDR":[14],"larger":[15],"than":[16],"32":[17],"dB":[18,21],"25.3":[20],"up":[22],"to":[23],"45":[24],"GHz":[25],"63":[27],"GHz,":[28,61],"respectively.":[29],"This":[30],"performance":[31],"enabled":[33],"by":[34,51,58],"the":[35,38,52,73],"architecture":[36],"of":[37,44,72],"a":[41,59],"single":[42],"level":[43],"samplers":[45],"which":[46],"maximizes":[47],"bandwidth":[48],"linearity,":[50],"reduced-voltage":[53],"MOS":[54],"CML":[55],"switch,":[56],"dc-to-62":[60],"25%":[62],"duty-cycle":[63],"non-overlapping":[64],"quadrature":[65],"clock":[66],"generator.":[67],"The":[68],"total":[69],"power":[70],"consumption":[71],"635":[77],"mW.":[78]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}