{"id":"https://openalex.org/W3209256329","doi":"https://doi.org/10.1109/esscirc53450.2021.9567787","title":"A 60 GHz QDCO with 11 GHz Seamless Tuning for Low-Power FMCW Radars in 22-nm FDSOI","display_name":"A 60 GHz QDCO with 11 GHz Seamless Tuning for Low-Power FMCW Radars in 22-nm FDSOI","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W3209256329","doi":"https://doi.org/10.1109/esscirc53450.2021.9567787","mag":"3209256329"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc53450.2021.9567787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/293325","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051308844","display_name":"Francesco Chicco","orcid":"https://orcid.org/0000-0001-8844-9491"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Francesco Chicco","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057075767","display_name":"Sammy Cerida Rengifo","orcid":"https://orcid.org/0000-0002-2069-1959"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Sammy Cerida Rengifo","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036269678","display_name":"Erwan Le Roux","orcid":"https://orcid.org/0000-0002-2293-1426"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Erwan Le Roux","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069058393","display_name":"Christian Enz","orcid":"https://orcid.org/0000-0002-9968-5278"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christian Enz","raw_affiliation_strings":["Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB,Neuchatel,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytechnique Federale de Lausanne (EPFL) ICLAB, Neuchatel, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051308844"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.1003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44283966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"49","issue":null,"first_page":"291","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.6111902594566345},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6085293292999268},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5662703514099121},{"id":"https://openalex.org/keywords/demodulation","display_name":"Demodulation","score":0.5158807039260864},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5051003098487854},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48450466990470886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4273831844329834},{"id":"https://openalex.org/keywords/radar","display_name":"Radar","score":0.41694825887680054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39133507013320923},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.3220643997192383},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1911957561969757}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.6111902594566345},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6085293292999268},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5662703514099121},{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.5158807039260864},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5051003098487854},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48450466990470886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4273831844329834},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.41694825887680054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39133507013320923},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3220643997192383},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1911957561969757},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/esscirc53450.2021.9567787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:293325","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/293325","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:293325","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/293325","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"WoS","raw_type":"conference proceedings"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1552992661","https://openalex.org/W2043250436","https://openalex.org/W2089032101","https://openalex.org/W2160794508","https://openalex.org/W2172374583","https://openalex.org/W2625708510","https://openalex.org/W2809778264","https://openalex.org/W2894291793","https://openalex.org/W3015938281","https://openalex.org/W6632854833","https://openalex.org/W6661233608","https://openalex.org/W6673044125"],"related_works":["https://openalex.org/W2360233367","https://openalex.org/W2049525097","https://openalex.org/W1537948710","https://openalex.org/W2081086825","https://openalex.org/W629945696","https://openalex.org/W2538173601","https://openalex.org/W2288914022","https://openalex.org/W1971228396","https://openalex.org/W4281992395","https://openalex.org/W1541341155"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,32,69,72,77,114],"design":[4],"of":[5,23,31,50,124],"a":[6,13,42,121],"60":[7],"GHz":[8],"Quadrature":[9],"Digitally-Controlled":[10],"Oscillator":[11],"for":[12,56,79],"low-power":[14,86],"Frequency-Modulated":[15],"Continuous":[16],"Wave":[17],"radar":[18],"System-on-Chip.":[19],"The":[20,35,52,63,96],"accurate":[21],"detection":[22],"vital":[24],"signs":[25],"requires":[26],"I":[27],"and":[28,44,85,106,110],"Q":[29],"demodulation":[30],"received":[33],"signal.":[34],"quadrature":[36],"coupling":[37],"is":[38,54,89],"exploited":[39],"to":[40,67],"achieve":[41],"seamless":[43],"ultra":[45],"wide":[46],"frequency":[47,115],"tuning":[48],"range":[49,116],"11GHz.":[51],"oscillator":[53],"designed":[55,90],"integration":[57],"in":[58,100],"an":[59,80],"All-Digital":[60],"Phase-Locked":[61],"Loop.":[62],"presented":[64],"technique":[65],"allows":[66],"simplify":[68],"interface":[70],"with":[71,120],"digital":[73],"loop":[74],"filter":[75],"without":[76],"need":[78],"extensive":[81],"calibration.":[82],"A":[83],"wide-band":[84],"divider":[87],"chain":[88],"as":[91],"well":[92],"using":[93],"dynamic":[94],"topologies.":[95],"circuits":[97],"are":[98],"integrated":[99],"GF":[101],"22-nm":[102],"FDX":[103],"CMOS":[104],"technology":[105],"consume":[107],"between":[108],"12.8":[109],"22.4":[111],"mW":[112],"across":[113],"(17.6mW":[117],"on":[118],"average)":[119],"supply":[122],"voltage":[123],"0.8V.":[125]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}