{"id":"https://openalex.org/W3209852019","doi":"https://doi.org/10.1109/esscirc53450.2021.9567755","title":"A 10-core SoC with 20 Fine-Grain Power Domains for Energy-Proportional Data-Parallel Processing over a Wide Voltage and Temperature Range","display_name":"A 10-core SoC with 20 Fine-Grain Power Domains for Energy-Proportional Data-Parallel Processing over a Wide Voltage and Temperature Range","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W3209852019","doi":"https://doi.org/10.1109/esscirc53450.2021.9567755","mag":"3209852019"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc53450.2021.9567755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/20.500.11850/514838","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038724044","display_name":"Thomas Benz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Thomas Benz","raw_affiliation_strings":["IIS, ETH,Zürich,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH,Zürich,Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062088050","display_name":"Luca Bertaccini","orcid":"https://orcid.org/0000-0002-3011-6368"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luca Bertaccini","raw_affiliation_strings":["IIS, ETH,Zürich,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH,Zürich,Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058655278","display_name":"Florian Zaruba","orcid":"https://orcid.org/0000-0002-8194-6521"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Florian Zaruba","raw_affiliation_strings":["IIS, ETH,Zürich,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH,Zürich,Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024145677","display_name":"Fabian Schuiki","orcid":"https://orcid.org/0000-0002-9923-5031"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fabian Schuiki","raw_affiliation_strings":["IIS, ETH,Zürich,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH,Zürich,Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055101588","display_name":"Frank K. G\u00fcrkaynak","orcid":"https://orcid.org/0000-0002-8476-554X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Frank K. Gurkaynak","raw_affiliation_strings":["IIS, ETH,Zürich,Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH,Zürich,Switzerland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["IIS, ETH,Zürich,Switzerland","DEI, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIS, ETH,Zürich,Switzerland","institution_ids":[]},{"raw_affiliation_string":"DEI, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.236,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52067381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8622608184814453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6069992780685425},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.466635525226593},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.46145734190940857},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.4574647545814514},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43687424063682556},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41072142124176025},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4067089557647705},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3960665762424469},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36367976665496826},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34773677587509155},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24205619096755981},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22445893287658691},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2118988335132599},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19923558831214905},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12493020296096802},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08891561627388}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8622608184814453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6069992780685425},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.466635525226593},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.46145734190940857},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.4574647545814514},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43687424063682556},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41072142124176025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4067089557647705},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3960665762424469},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36367976665496826},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34773677587509155},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24205619096755981},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22445893287658691},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2118988335132599},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19923558831214905},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12493020296096802},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08891561627388},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/esscirc53450.2021.9567755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc53450.2021.9567755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/871055","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/871055","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/514838","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/514838","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"doi:10.3929/ethz-b-000514838","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000514838","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/514838","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/514838","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC)","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2165384099","https://openalex.org/W2982219368","https://openalex.org/W3013692244","https://openalex.org/W3048933702","https://openalex.org/W3096250259","https://openalex.org/W3096580785","https://openalex.org/W3112773671","https://openalex.org/W3135461891","https://openalex.org/W6775816754","https://openalex.org/W6784909981"],"related_works":["https://openalex.org/W2125647168","https://openalex.org/W2972036948","https://openalex.org/W2109343975","https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W3208532083","https://openalex.org/W2102121056","https://openalex.org/W3135068662","https://openalex.org/W2421981162","https://openalex.org/W2003272148"],"abstract_inverted_index":{"We":[0,111],"present":[1],"Thestral,":[2],"a":[3,19,23,30,113,154,200],"10-core":[4],"RISC-V":[5],"chip":[6,53],"for":[7,60,69,82,92,130,140,153,167],"energy-proportional":[8],"parallel":[9],"computing":[10,132],"manufactured":[11],"in":[12,196],"22":[13],"nm":[14],"FD-SOI":[15],"technology.":[16],"Thestral":[17],"contains":[18],"control":[20,97],"core":[21,28],"and":[22,35,41,63,91,106,115],"nine-core":[24],"compute":[25,143],"cluster.":[26,73],"Each":[27],"features":[29,54],"single-precision":[31],"floating-point":[32],"unit":[33,39],"(FPU)":[34],"an":[36,197],"integer":[37],"processing":[38],"(IPU)":[40],"implements":[42],"custom":[43],"instruction":[44],"set":[45],"architecture":[46,119],"(ISA)":[47],"extensions":[48],"to":[49,100,107,162,216],"improve":[50],"utilization.":[51],"The":[52],"20":[55],"fine-grain":[56,116],"power":[57,76,86,104,117,165],"domains:":[58],"one":[59,68],"each":[61],"FPU":[62],"IPU,":[64],"as":[65,67],"well":[66],"the":[70,125,128,142,149,168,193],"entire":[71],"acceleration":[72],"Such":[74],"aggressive":[75,190],"management":[77],"granularity":[78,123],"is":[79,98,181],"valuable":[80],"both":[81],"extreme-edge":[83,169],"computing,":[84,94],"where":[85,95],"gating":[87,118],"reduces":[88],"sleep":[89,172],"power,":[90],"high-performance":[93],"leakage":[96],"required":[99,152],"meet":[101],"thermal":[102],"design":[103],"constraints":[105],"minimize":[108],"idle":[109],"power.":[110,218],"propose":[112],"fast":[114],"with":[120,189],"much":[121],"finer":[122],"than":[124,184],"state":[126],"of":[127],"art":[129],"multi-core":[131],"platforms.":[133],"A":[134],"sub-10":[135],"ns":[136],"power-up":[137],"sequence":[138],"allows":[139],"fine-tuning":[141],"cluster":[144],"configuration,":[145],"powering":[146],"up":[147,161,215],"only":[148],"computational":[150],"units":[151],"specific":[155],"application":[156],"phase.":[157],"Our":[158],"solution":[159],"enables":[160],"42%":[163],"measured":[164],"savings":[166],"scenario":[170],"during":[171],"mode":[173],"(@350":[174],"MHz,":[175,208],"0.6":[176],"V,":[177,210],"25":[178],"\u00b0C),":[179],"which":[180],"12.7%":[182],"more":[183],"what":[185],"can":[186,213],"be":[187],"achieved":[188],"clock-gating.":[191],"On":[192],"other":[194],"extreme,":[195],"HPC":[198],"setting,":[199],"Thestral-based":[201],"many-core":[202],"system":[203],"running":[204],"memory-bound":[205],"applications":[206],"(@850":[207],"0.9":[209],"75":[211],"\u00b0C)":[212],"save":[214],"41%":[217]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2021-11-08T00:00:00"}