{"id":"https://openalex.org/W2986105046","doi":"https://doi.org/10.1109/esscirc.2019.8902911","title":"A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression in Standard 65nm CMOS","display_name":"A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression in Standard 65nm CMOS","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2986105046","doi":"https://doi.org/10.1109/esscirc.2019.8902911","mag":"2986105046"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2019.8902911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035172235","display_name":"John Patrick Uehlin","orcid":"https://orcid.org/0000-0001-7443-6884"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John Uehlin","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA","institution_ids":["https://openalex.org/I201448701","https://openalex.org/I58610484"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089800433","display_name":"William Anthony Smith","orcid":"https://orcid.org/0000-0002-4958-9712"},"institutions":[{"id":"https://openalex.org/I4210140478","display_name":"SpaceX (United States)","ror":"https://ror.org/03x0jax93","country_code":"US","type":"company","lineage":["https://openalex.org/I4210140478"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Anthony Smith","raw_affiliation_strings":["SpaceX, Redmond, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SpaceX, Redmond, USA","institution_ids":["https://openalex.org/I4210140478"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007801508","display_name":"Venkata Rajesh Pamula","orcid":"https://orcid.org/0000-0002-4647-0425"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkata Rajesh Pamula","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA","institution_ids":["https://openalex.org/I201448701","https://openalex.org/I58610484"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004166410","display_name":"Steve I. Perlmutter","orcid":"https://orcid.org/0000-0002-1149-4152"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Perlmutter","raw_affiliation_strings":["Dept. of Physiology and Biophysiology, University of Washington, Seattle, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Physiology and Biophysiology, University of Washington, Seattle, USA","institution_ids":["https://openalex.org/I201448701","https://openalex.org/I58610484"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021172765","display_name":"Visvesh Sathe","orcid":"https://orcid.org/0000-0001-7950-4495"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Visvesh Sathe","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA","institution_ids":["https://openalex.org/I201448701","https://openalex.org/I58610484"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017961591","display_name":"Jacques C. Rudell","orcid":"https://orcid.org/0000-0002-8531-2999"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacques Christophe Rudell","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Washington, Seattle, USA","institution_ids":["https://openalex.org/I201448701","https://openalex.org/I58610484"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2383,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78200192,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"13","issue":null,"first_page":"77","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7069228291511536},{"id":"https://openalex.org/keywords/brain\u2013computer-interface","display_name":"Brain\u2013computer interface","score":0.6098611354827881},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5599734783172607},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5594905614852905},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5369083881378174},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5108889937400818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4827272593975067},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43241867423057556},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41843557357788086},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.411823570728302},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3294066786766052},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3097507953643799},{"id":"https://openalex.org/keywords/electroencephalography","display_name":"Electroencephalography","score":0.08862292766571045}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7069228291511536},{"id":"https://openalex.org/C173201364","wikidata":"https://www.wikidata.org/wiki/Q897410","display_name":"Brain\u2013computer interface","level":3,"score":0.6098611354827881},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5599734783172607},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5594905614852905},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5369083881378174},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5108889937400818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4827272593975067},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43241867423057556},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41843557357788086},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.411823570728302},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3294066786766052},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3097507953643799},{"id":"https://openalex.org/C522805319","wikidata":"https://www.wikidata.org/wiki/Q179965","display_name":"Electroencephalography","level":2,"score":0.08862292766571045},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2019.8902911","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902911","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2062159891","https://openalex.org/W2289390920","https://openalex.org/W2538390719","https://openalex.org/W2742939082","https://openalex.org/W2743906340","https://openalex.org/W2767011766","https://openalex.org/W2791636782","https://openalex.org/W2909425830","https://openalex.org/W2921334273","https://openalex.org/W2925702236","https://openalex.org/W6696580015"],"related_works":["https://openalex.org/W3202969339","https://openalex.org/W4237513258","https://openalex.org/W2044053727","https://openalex.org/W1994410349","https://openalex.org/W3177028067","https://openalex.org/W1913385466","https://openalex.org/W2889342546","https://openalex.org/W2015048155","https://openalex.org/W4319302618","https://openalex.org/W2368609622"],"abstract_inverted_index":{"A":[0,43,70],"single-chip":[1],"bidirectional":[2],"brain-computer":[3],"interface":[4,121],"(BBCI)":[5],"enables":[6],"neuromodulation":[7],"through":[8],"simultaneous":[9,81],"neural":[10,82],"recording":[11,25],"and":[12,31,38,84,103],"stimulation.":[13],"This":[14,119],"paper":[15],"presents":[16],"a":[17,22,113],"prototype":[18],"BBCI":[19],"ASIC":[20],"including":[21],"64-channel":[23],"time-multiplexed":[24],"front-end,":[26],"4-channel":[27],"high-voltage":[28],"compliant":[29],"resonant-stimulator":[30],"electronics":[32],"to":[33,61],"support":[34],"concurrent":[35],"multi-channel":[36],"differential-":[37],"common-mode":[39],"stimulus":[40],"artifact":[41,78],"cancellation.":[42],"cascaded":[44],"charge":[45],"pump-based":[46],"stimulation":[47,83,109],"driver":[48],"provides":[49],"+/-11V":[50],"compliance":[51],"using":[52],"1.2V":[53],"devices.":[54],"High-frequency":[55],"(~3GHz),":[56],"self-resonant":[57],"clocking":[58],"is":[59,89],"used":[60],"reduce":[62],"capacitor":[63],"area":[64],"while":[65],"suppressing":[66],"associated":[67],"switching":[68],"losses.":[69],"32-tap":[71],"LMS-based":[72],"digital":[73],"adaptive":[74],"filter":[75],"achieves":[76],"60-dB":[77],"suppression,":[79],"enabling":[80],"recording.":[85],"The":[86],"entire":[87],"chip":[88,122],"powered":[90],"by":[91],"2.5/1.2V":[92],"supplies,":[93],"dissipating":[94],"205\u00b5W":[95],"in":[96,99,107,125],"recording,":[97],"142\u00b5W":[98],"the":[100,108],"cancellation":[101],"back-end,":[102],"31%":[104],"DC-DC":[105],"efficiency":[106],"drivers,":[110],"each":[111],"with":[112],"maximum":[114],"output":[115],"power":[116],"of":[117],"24mW.":[118],"4mm2neural":[120],"was":[123],"implemented":[124],"65nm":[126],"1P9M":[127],"LP":[128],"CMOS.":[129]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}