{"id":"https://openalex.org/W2986866382","doi":"https://doi.org/10.1109/esscirc.2019.8902892","title":"A 625MS/s, 12-Bit, SAR Assisted Pipeline ADC with Effective Gain Analysis for Inter-stage Ringamps","display_name":"A 625MS/s, 12-Bit, SAR Assisted Pipeline ADC with Effective Gain Analysis for Inter-stage Ringamps","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2986866382","doi":"https://doi.org/10.1109/esscirc.2019.8902892","mag":"2986866382"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2019.8902892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101867100","display_name":"Yongzhen Chen","orcid":"https://orcid.org/0000-0002-1018-6289"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongzhen Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073767046","display_name":"Xingchen Shen","orcid":"https://orcid.org/0009-0006-3993-9623"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingchen Shen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022489940","display_name":"Zhekan Ni","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhekan Ni","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084951849","display_name":"Jingchao Lan","orcid":"https://orcid.org/0000-0003-2861-1906"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingchao Lan","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051205321","display_name":"Chixiao Chen","orcid":"https://orcid.org/0000-0002-5980-4236"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chixiao Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.1994,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52327394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9276762008666992},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5569246411323547},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5536337494850159},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5246912837028503},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5180075764656067},{"id":"https://openalex.org/keywords/nyquist-rate","display_name":"Nyquist rate","score":0.5095705986022949},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4145694375038147},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3217667043209076},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.21657812595367432},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.06993970274925232}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9276762008666992},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5569246411323547},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5536337494850159},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5246912837028503},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5180075764656067},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.5095705986022949},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4145694375038147},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3217667043209076},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.21657812595367432},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.06993970274925232}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2019.8902892","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1648307515","https://openalex.org/W2180407616","https://openalex.org/W2743894540","https://openalex.org/W2757976567"],"related_works":["https://openalex.org/W2552855081","https://openalex.org/W1591398904","https://openalex.org/W2743152088","https://openalex.org/W4376139100","https://openalex.org/W2345332201","https://openalex.org/W2111482283","https://openalex.org/W3150543137","https://openalex.org/W2981459710","https://openalex.org/W3084972525","https://openalex.org/W2142791331"],"abstract_inverted_index":{"Ring":[0],"amplifier":[1,31,62],"has":[2,153],"been":[3],"shown":[4],"as":[5],"an":[6,9,33],"alternative":[7],"to":[8,148],"OTA":[10],"for":[11,36,165,185],"its":[12,37],"low":[13],"power":[14],"consumption":[15],"and":[16,55,77,134,143,156,161,170,176,182,194],"large":[17],"output":[18,65,99],"swing":[19],"in":[20,39,45,106],"low-voltage,":[21],"deep":[22],"nanoscale":[23],"CMOS":[24,112],"processes.":[25],"The":[26,127,151,173],"robustness":[27],"of":[28,59,97,158],"the":[29,49,52,56,60,93,98,102],"ring":[30,61,125],"is":[32,89,120],"important":[34],"consideration":[35],"application":[38],"products.":[40],"A":[41],"transient":[42],"amplification":[43],"analysis":[44,96],"this":[46,83],"paper":[47],"reveals":[48],"difference":[50],"between":[51],"DC":[53],"gain":[54,58,69,84],"effective":[57],"at":[63],"different":[64],"voltages.":[66],"This":[67],"non-linear":[68],"error":[70],"varies":[71],"with":[72,122,138,191],"process":[73],"corner,":[74],"supply":[75,192],"voltage":[76,193],"temperature":[78,195],"(PVT)":[79],"variation.":[80,196],"To":[81],"compensate":[82],"error,":[85],"a":[86,107,114,123,139,144,166,186],"calibration":[87],"method":[88],"proposed":[90,121],"based":[91],"on":[92],"code":[94],"density":[95],"data":[100],"from":[101],"back-end":[103],"stages.":[104],"Designed":[105],"1":[108],"V":[109],"28":[110],"nm":[111],"process,":[113],"prototype":[115],"SAR":[116],"assisted":[117],"pipeline":[118],"ADC":[119,129,152],"quick-start":[124],"amplifier.":[126],"12-bit":[128],"achieves":[130],"59.3":[131],"dB":[132,136,160,181,184],"SNDR":[133,155,175],"74.4":[135],"SFDR":[137,157,177],"6":[140],"MHz":[141,189],"input":[142,169,190],"sample":[145],"rate":[146],"up":[147],"625":[149],"MS/s.":[150],"measured":[154,174],"57.2":[159],"67.8":[162],"dB,":[163],"respectively,":[164],"Nyquist":[167],"frequency":[168],"consumes":[171],"13.2mW.":[172],"remains":[178],"above":[179],"53.5":[180],"66.3":[183],"-6dBFs":[187],"50":[188]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}