{"id":"https://openalex.org/W2981709663","doi":"https://doi.org/10.1109/esscirc.2019.8902680","title":"A 20F<sup>2</sup> Area-Efficient Differential nand-Structured Physically Unclonable Function for Low-Cost IoT Security","display_name":"A 20F<sup>2</sup> Area-Efficient Differential nand-Structured Physically Unclonable Function for Low-Cost IoT Security","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2981709663","doi":"https://doi.org/10.1109/esscirc.2019.8902680","mag":"2981709663"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2019.8902680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100341491","display_name":"Jongmin Lee","orcid":"https://orcid.org/0000-0002-6167-7926"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongmin Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100382769","display_name":"Min-Sun Kim","orcid":"https://orcid.org/0000-0003-2654-4201"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minsun Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089255813","display_name":"Gicheol Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gicheol Shin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040564153","display_name":"Yoonmyung Lee","orcid":"https://orcid.org/0000-0001-9468-1692"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoonmyung Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I848706"],"apc_list":null,"apc_paid":null,"fwci":0.3503,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.60822398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7971675395965576},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.717691957950592},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.7032999992370605},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6008653044700623},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5630872845649719},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5620682835578918},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5059115290641785},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4263414144515991},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36520659923553467},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3650929629802704},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3492673933506012},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33422648906707764},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31352096796035767},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29014694690704346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2143981158733368},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.1118592917919159}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7971675395965576},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.717691957950592},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.7032999992370605},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6008653044700623},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5630872845649719},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5620682835578918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5059115290641785},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4263414144515991},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36520659923553467},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3650929629802704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3492673933506012},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33422648906707764},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31352096796035767},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29014694690704346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2143981158733368},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.1118592917919159},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2019.8902680","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902680","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2001067488","https://openalex.org/W2290692811","https://openalex.org/W2525765770","https://openalex.org/W2594214473","https://openalex.org/W2791198567","https://openalex.org/W2794177219"],"related_works":["https://openalex.org/W2217098757","https://openalex.org/W2730314563","https://openalex.org/W2072859060","https://openalex.org/W4400386354","https://openalex.org/W2058541779","https://openalex.org/W2120538654","https://openalex.org/W1632369502","https://openalex.org/W2971786152","https://openalex.org/W2288945810","https://openalex.org/W1980639873"],"abstract_inverted_index":{"A":[0],"differential":[1],"NAND-structured":[2],"physically":[3],"unclonable":[4],"function":[5],"(PUF)":[6],"with":[7,103,115],"20F2":[8],"area":[9,108],"per":[10],"bit":[11,27],"is":[12,28,66,77,83],"proposed":[13,94],"for":[14,68],"cost-effective":[15],"Internet":[16],"of":[17,33,53,112],"Things":[18],"applications.":[19],"With":[20],"the":[21,50,54,88,107],"area-efficient":[22],"NAND-array":[23],"structure,":[24],"a":[25,31],"key":[26,89],"generated":[29],"from":[30],"pair":[32],"minimum-sized":[34],"nMOS":[35],"transistors":[36],"by":[37,109],"effectively":[38],"amplifying":[39],"threshold":[40],"voltage":[41],"(V":[42],"<inf":[43,61],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[44,62],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</inf>":[45,63],")":[46],"mismatch.":[47],"By":[48],"utilizing":[49],"near-threshold":[51],"current":[52],"examined":[55],"transistors,":[56],"high":[57],"sensitivity":[58],"to":[59,85],"V":[60],"variation,":[64],"which":[65],"desired":[67],"stability,":[69],"and":[70,99],"faster":[71],"operation":[72],"than":[73],"leakage":[74],"current-based":[75],"PUFs":[76],"achieved.":[78],"An":[79],"offset-compensated":[80],"comparison":[81],"scheme":[82],"provided":[84],"accurately":[86],"determine":[87],"value":[90],"without":[91],"bias.":[92],"The":[93],"PUF":[95],"achieves":[96],"0.06%":[97],"BER":[98],"0.53%":[100],"unstable":[101],"bits":[102],"TMV11":[104],"while":[105],"reducing":[106],"an":[110],"order":[111],"magnitude":[113],"compared":[114],"state-of-the-art":[116],"CMOS-based":[117],"PUFs.":[118]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}