{"id":"https://openalex.org/W2981922860","doi":"https://doi.org/10.1109/esscirc.2019.8902534","title":"An All-Digital, V<sub>MAX</sub>-Compliant, and Stable Distributed Charge Injection Scheme for Fast Mitigation of Voltage Droop","display_name":"An All-Digital, V<sub>MAX</sub>-Compliant, and Stable Distributed Charge Injection Scheme for Fast Mitigation of Voltage Droop","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2981922860","doi":"https://doi.org/10.1109/esscirc.2019.8902534","mag":"2981922860"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2019.8902534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016924799","display_name":"Suyoung Bang","orcid":"https://orcid.org/0000-0002-2294-7372"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suyoung Bang","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018572841","display_name":"Minki Cho","orcid":"https://orcid.org/0000-0003-3745-122X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minki Cho","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pascal Meinerzhagen","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085610933","display_name":"Andres Malavasi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andres Malavasi","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036997390","display_name":"Muhammad Khellah","orcid":"https://orcid.org/0000-0001-9651-5639"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muhammad Khellah","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Circuits Research Lab, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5016924799"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47440044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.9880500435829163},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5279409289360046},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4961300790309906},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.4572557806968689},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.41719427704811096},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3673097491264343},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35774457454681396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3360190689563751},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.10326904058456421}],"concepts":[{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.9880500435829163},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5279409289360046},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4961300790309906},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.4572557806968689},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.41719427704811096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3673097491264343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35774457454681396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3360190689563751},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.10326904058456421},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2019.8902534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2019.8902534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971575710","https://openalex.org/W1993986066","https://openalex.org/W1994172067","https://openalex.org/W2035713928","https://openalex.org/W2111944961","https://openalex.org/W2129904319","https://openalex.org/W2153445207","https://openalex.org/W2289420272","https://openalex.org/W2591634751","https://openalex.org/W2594523692","https://openalex.org/W2594678906","https://openalex.org/W4237720872"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2523432015","https://openalex.org/W2765340260","https://openalex.org/W2153130273","https://openalex.org/W3023710910","https://openalex.org/W2076823813","https://openalex.org/W3008686614","https://openalex.org/W2143080380","https://openalex.org/W1589163333","https://openalex.org/W2097345735"],"abstract_inverted_index":{"Distributed":[0],"charge":[1,58],"injection":[2],"(CI)":[3],"scheme":[4],"featuring":[5],"distributed":[6,14,20],"V":[7,68,128],"<inf":[8,69],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[9,70],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">MAX</inf>":[10],"-complaint":[11],"CI":[12,54,85],"clamps,":[13],"digital":[15],"droop":[16,21,28,42,75,78,99,104,133],"detectors":[17],"(DDDs),":[18],"and":[19,50,117,129],"controllers":[22],"for":[23,72,110],"fast":[24],"mitigation":[25],"of":[26,47,140],"voltage":[27,41,62,74,92],"is":[29,86,135],"fabricated":[30],"in":[31,43,120],"10-nm":[32],"FinFET":[33],"CMOS":[34],"test-chip.":[35],"A":[36],"local":[37],"DDD":[38],"detects":[39],"nearby":[40],"two":[44],"clock":[45],"cycles":[46],"IP":[48],"block,":[49],"quickly":[51],"triggers":[52],"associated":[53],"clamps":[55],"to":[56,67,94,108,137],"inject":[57],"from":[59],"a":[60,111,121,143],"high":[61],"rail":[63],"(e.g.,":[64],"1.8":[65],"V)":[66],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">CC</inf>":[71],"immediate":[73],"mitigation.":[76],"Local":[77],"controller":[79],"collectively":[80],"guarantees":[81],"stable":[82],"operation":[83],"after":[84,97],"triggered,":[87],"by":[88,106,118],"gradually":[89],"allowing":[90],"the":[91,98],"regulator":[93],"take":[95],"over":[96,142],"subsides.":[100],"Measured":[101],"data":[102],"shows":[103],"reduction":[105,134],"up":[107],"45%":[109],"uniform":[112],"transient":[113],"load":[114,123],"current":[115,124],"transition,":[116],"38%":[119],"hot-spot":[122],"transition":[125],"at":[126],"1.0":[127],"2.0":[130],"GHz.":[131],"The":[132],"translated":[136],"power":[138],"savings":[139],"\u223c11%":[141],"guard-banded":[144],"baseline.":[145]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}