{"id":"https://openalex.org/W2898856168","doi":"https://doi.org/10.1109/esscirc.2018.8494329","title":"A Dual Loop 8-Channel ECG Recording System with Fast Settling Mode","display_name":"A Dual Loop 8-Channel ECG Recording System with Fast Settling Mode","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2898856168","doi":"https://doi.org/10.1109/esscirc.2018.8494329","mag":"2898856168"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2018.8494329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027615711","display_name":"Lei Zeng","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Lei Zeng","raw_affiliation_strings":["Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073001289","display_name":"Chun-Huat Heng","orcid":"https://orcid.org/0000-0002-5696-8403"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chun Huat Heng","raw_affiliation_strings":["Department of Electrical & Computer Engineering, National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027615711"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.3269,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57721942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"218","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.7254233956336975},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5769298076629639},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.572807252407074},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.55782151222229},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5429311990737915},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4886096119880676},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48643994331359863},{"id":"https://openalex.org/keywords/settling","display_name":"Settling","score":0.46829953789711},{"id":"https://openalex.org/keywords/dual-loop","display_name":"Dual loop","score":0.4356895387172699},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4218825697898865},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39632803201675415},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33742526173591614},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2384623885154724},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23332470655441284},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.1629207730293274},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12851324677467346},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09626555442810059}],"concepts":[{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.7254233956336975},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5769298076629639},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.572807252407074},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.55782151222229},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5429311990737915},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4886096119880676},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48643994331359863},{"id":"https://openalex.org/C173209714","wikidata":"https://www.wikidata.org/wiki/Q923906","display_name":"Settling","level":2,"score":0.46829953789711},{"id":"https://openalex.org/C2779691726","wikidata":"https://www.wikidata.org/wiki/Q5310214","display_name":"Dual loop","level":3,"score":0.4356895387172699},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4218825697898865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39632803201675415},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33742526173591614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2384623885154724},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23332470655441284},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.1629207730293274},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12851324677467346},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09626555442810059},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2018.8494329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2088350283","https://openalex.org/W2109472370","https://openalex.org/W2122617960","https://openalex.org/W2290789309","https://openalex.org/W2477175099"],"related_works":["https://openalex.org/W1431544135","https://openalex.org/W2079208387","https://openalex.org/W2315908612","https://openalex.org/W2087757064","https://openalex.org/W2080005519","https://openalex.org/W2124144567","https://openalex.org/W2358098678","https://openalex.org/W1965937483","https://openalex.org/W2009135099","https://openalex.org/W2063436742"],"abstract_inverted_index":{"This":[0,28],"paper":[1],"presents":[2],"a":[3],"dual-loop":[4],"8-channel":[5],"ECG":[6,113],"recording":[7,114],"system":[8,115],"with":[9],"fast":[10,63],"settling":[11,64,72],"mode":[12],"for":[13,108],"12-lead":[14],"application.":[15],"It":[16],"employs":[17],"frequency":[18],"division":[19],"multiplexing":[20],"(FDM)":[21],"technique":[22],"to":[23,30,34,69,77],"achieve":[24],"multi-channel":[25],"IA":[26],"(MCIA).":[27],"leads":[29],"smaller":[31,38],"area":[32],"due":[33],"the":[35,50,71],"use":[36],"of":[37,43,53],"input":[39],"capacitors":[40],"and":[41,46,88,104],"sharing":[42],"PGA,":[44],"buffer":[45],"ADC.":[47],"To":[48],"suppress":[49],"DC":[51,57],"offset":[52],"bio-potential":[54],"signal,":[55],"dual":[56],"servo":[58],"loops":[59],"are":[60],"proposed.":[61],"A":[62],"loop":[65],"can":[66],"be":[67],"enabled":[68],"shorten":[70],"time":[73],"from":[74],"14s":[75],"down":[76],"only":[78,98],"0.6":[79],"s.":[80],"The":[81,95,111],"MCIA":[82,96],"achieves":[83],"113.2-dB":[84],"CMRR,":[85],"113-dB":[86],"PSRR,":[87],"1.44-\u03bcV":[89],"<sub":[90],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[91,102],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[92],"noise":[93],"performance.":[94],"occupies":[97],"0.3":[99],"mm":[100],"<sup":[101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[103],"consumes":[105],"60":[106],"\u03bcW":[107],"8":[109],"channels.":[110],"whole":[112],"was":[116],"implemented":[117],"in":[118],"130":[119],"nm":[120],"CMOS":[121],"technology.":[122]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}