{"id":"https://openalex.org/W2899291086","doi":"https://doi.org/10.1109/esscirc.2018.8494244","title":"An Instruction Driven Adaptive Clock Phase Scaling with Timing Encoding and Online Instruction Calibration for a Low Power Microprocessor","display_name":"An Instruction Driven Adaptive Clock Phase Scaling with Timing Encoding and Online Instruction Calibration for a Low Power Microprocessor","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2899291086","doi":"https://doi.org/10.1109/esscirc.2018.8494244","mag":"2899291086"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2018.8494244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088551028","display_name":"Tianyu Jia","orcid":"https://orcid.org/0000-0002-4570-4613"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tianyu Jia","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068821873","display_name":"Russ Joseph","orcid":"https://orcid.org/0000-0001-6349-1888"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russ Joseph","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005991726","display_name":"Jie Gu","orcid":"https://orcid.org/0000-0003-2912-7294"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Gu","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088551028"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.7574,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70642875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7302024960517883},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6912645101547241},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6097606420516968},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5953829884529114},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.49884653091430664},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4913772642612457},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.46237513422966003},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45739492774009705},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.44929587841033936},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4450819790363312},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3989153504371643},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2901496887207031},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.2644972801208496},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19128796458244324},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.18769937753677368},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13479524850845337}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7302024960517883},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6912645101547241},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6097606420516968},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5953829884529114},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.49884653091430664},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4913772642612457},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.46237513422966003},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45739492774009705},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.44929587841033936},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4450819790363312},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3989153504371643},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2901496887207031},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.2644972801208496},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19128796458244324},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.18769937753677368},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13479524850845337},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2018.8494244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2018.8494244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2015674476","https://openalex.org/W2220643768","https://openalex.org/W2289333215","https://openalex.org/W2289420272","https://openalex.org/W2493935358","https://openalex.org/W2507722844","https://openalex.org/W2594678906","https://openalex.org/W2625870498","https://openalex.org/W2766888159","https://openalex.org/W4247157222"],"related_works":["https://openalex.org/W1894651528","https://openalex.org/W3080187529","https://openalex.org/W2082363997","https://openalex.org/W1967088250","https://openalex.org/W2125290983","https://openalex.org/W3042358861","https://openalex.org/W1652198943","https://openalex.org/W2025714477","https://openalex.org/W3017389938","https://openalex.org/W2154351074"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,47],"adaptive":[4],"clock":[5,34,84],"phase":[6,35],"scaling":[7],"operation":[8],"based":[9],"on":[10,71],"the":[11,22,40,56],"dynamic":[12,33],"instruction":[13,25,43,49,57],"timing":[14,26,58],"variation":[15],"for":[16],"a":[17,32,72,78],"low":[18],"power":[19],"microprocessor.":[20],"Through":[21],"use":[23],"of":[24,42],"encoding":[27],"and":[28,86],"multi-phase":[29],"all-digital":[30],"PLL,":[31],"modulation":[36],"is":[37,52,63],"realized":[38],"at":[39],"granularity":[41],"level.":[44],"In":[45],"addition,":[46],"online":[48,91],"calibration":[50],"scheme":[51],"proposed":[53,83],"to":[54,100,102],"characterize":[55],"under":[59],"PVT":[60],"variations,":[61],"which":[62],"also":[64],"integrated":[65],"with":[66],"conventional":[67],"DVFS.":[68],"The":[69,93],"implementation":[70],"55nm":[73],"ARM":[74],"core":[75],"design":[76],"shows":[77],"15%":[79],"performance":[80,94],"improvement":[81,89,95],"from":[82,90],"scheme,":[85],"additional":[87],"5%":[88],"calibration.":[92],"can":[96],"be":[97],"equivalently":[98],"converted":[99],"up":[101],"28%":[103],"energy":[104],"saving":[105],"benefit.":[106]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}