{"id":"https://openalex.org/W2769167907","doi":"https://doi.org/10.1109/esscirc.2017.8094579","title":"A digitally controlled linear regulator for per-core wide-range DVFS of atom\u2122 cores in 14nm tri-gate CMOS featuring non-linear control, adaptive gain and code roaming","display_name":"A digitally controlled linear regulator for per-core wide-range DVFS of atom\u2122 cores in 14nm tri-gate CMOS featuring non-linear control, adaptive gain and code roaming","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2769167907","doi":"https://doi.org/10.1109/esscirc.2017.8094579","mag":"2769167907"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2017.8094579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2017.8094579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031397638","display_name":"Ramnarayanan Muthukaruppan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ramnarayanan Muthukaruppan","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007337891","display_name":"Tarun Mahajan","orcid":"https://orcid.org/0000-0003-3453-9517"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tarun Mahajan","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043243464","display_name":"Harish K. Krishnamurthy","orcid":"https://orcid.org/0000-0001-5927-8339"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Harish K. Krishnamurthy","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044149621","display_name":"Sumedha Mangal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sumedha Mangal","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022008552","display_name":"Am Dhanashekar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Am Dhanashekar","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039581226","display_name":"Rupak Ghayal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Rupak Ghayal","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5031397638"],"corresponding_institution_ids":["https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":1.5768,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.84725313,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6557369828224182},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.486800879240036},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.4757784903049469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4607122838497162},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.4362500309944153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43210458755493164},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4198586344718933},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39597123861312866},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.33520612120628357},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2637408971786499},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.1295545995235443}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6557369828224182},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.486800879240036},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.4757784903049469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4607122838497162},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.4362500309944153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43210458755493164},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4198586344718933},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39597123861312866},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.33520612120628357},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2637408971786499},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.1295545995235443},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2017.8094579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2017.8094579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2015674476","https://openalex.org/W2050248134","https://openalex.org/W2100065836","https://openalex.org/W2134327452","https://openalex.org/W2741066933"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W1030049439","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4306968100","https://openalex.org/W2132353065","https://openalex.org/W4377820486","https://openalex.org/W2171986175","https://openalex.org/W2028427797","https://openalex.org/W2089791793"],"abstract_inverted_index":{"A":[0,70],"digitally":[1],"controlled":[2],"LDO":[3,25],"in":[4],"14nm":[5],"tri-gate":[6],"CMOS":[7],"powering":[8],"an":[9],"Atom\u2122":[10],"core":[11],"with":[12,61],"embedded":[13],"power":[14,38,84],"gates":[15],"enables":[16],"per-core":[17],"DVFS":[18],"over":[19],"a":[20,37,62,66],"wide":[21],"voltage-frequency":[22],"range.":[23],"The":[24,47],"demonstrates":[26],"99.6%":[27],"peak":[28],"current":[29,34],"efficiency":[30],"at":[31],"2.5A":[32],"load":[33,68],"and":[35,54,88],"provides":[36],"density":[39],"of":[40],"26.1":[41],"W/mm":[42],"<sup":[43],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[44],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[45],".":[46],"multi-mode":[48],"digital":[49],"controller":[50,77],"featuring":[51],"non-linear":[52],"mode":[53],"adaptive":[55],"gain":[56],"achieves":[57],"<;20ns":[58],"settling":[59],"time":[60],"100mV":[63],"droop":[64],"for":[65],"1.2A":[67],"step.":[69],"code":[71],"roaming":[72],"algorithm":[73],"complements":[74],"the":[75],"feedback":[76],"to":[78],"successfully":[79],"mitigate":[80],"reliability":[81],"issues":[82],"from":[83],"gate":[85],"transistor":[86],"self-heating":[87],"electromigration.":[89]},"counts_by_year":[{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}