{"id":"https://openalex.org/W2770604160","doi":"https://doi.org/10.1109/esscirc.2017.8094545","title":"A CT \u0394\u03a3 ADC with 9/50MHz BW achieving 73/71dB DR designed for robust blocker tolerance in 14nm FinFET","display_name":"A CT \u0394\u03a3 ADC with 9/50MHz BW achieving 73/71dB DR designed for robust blocker tolerance in 14nm FinFET","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770604160","doi":"https://doi.org/10.1109/esscirc.2017.8094545","mag":"2770604160"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2017.8094545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2017.8094545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059234438","display_name":"Francesco Conzatti","orcid":"https://orcid.org/0000-0001-7880-2845"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Francesco Conzatti","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023962265","display_name":"L. Dorrer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lukas Dorrer","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063608855","display_name":"Patrick Torta","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Patrick Torta","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057699621","display_name":"Claus Kropf","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Claus Kropf","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081890609","display_name":"Dirk Patzold","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dirk Patzold","raw_affiliation_strings":["Intel, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069512417","display_name":"Jacinto San Pablo Garcia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jacinto San Pablo Garcia","raw_affiliation_strings":["Intel, Neubiberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077413876","display_name":"Venerando Rallos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Venerando Rallos","raw_affiliation_strings":["Intel, Neubiberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003614892","display_name":"Norbert Schembera","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094487","display_name":"Intel (Germany)","ror":"https://ror.org/00m2x0g47","country_code":"DE","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210094487"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Norbert Schembera","raw_affiliation_strings":["Intel, Neubiberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Neubiberg, Germany","institution_ids":["https://openalex.org/I4210094487"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2625,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.57467931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7188876271247864},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.48493197560310364},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4353374242782593},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4194902777671814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4000636339187622},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39498037099838257},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2258041799068451}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7188876271247864},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.48493197560310364},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4353374242782593},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4194902777671814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4000636339187622},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39498037099838257},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2258041799068451},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2017.8094545","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2017.8094545","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W606099112","https://openalex.org/W1516528104","https://openalex.org/W1568895036","https://openalex.org/W2046636233","https://openalex.org/W2110404263","https://openalex.org/W2505760231","https://openalex.org/W6618476126","https://openalex.org/W6725074418"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4246450666","https://openalex.org/W4388998267","https://openalex.org/W2898370298","https://openalex.org/W2137437058","https://openalex.org/W4390401159","https://openalex.org/W2744391499","https://openalex.org/W2800070131","https://openalex.org/W4230250635","https://openalex.org/W3041790586"],"abstract_inverted_index":{"This":[0],"work":[1],"demonstrates":[2],"a":[3,19,44],"multi-Mode":[4],"CT":[5],"\u0394\u03a3":[6],"ADC":[7,42],"in":[8,28],"14nm":[9],"FinFET":[10],"Intel":[11],"Technology.":[12],"The":[13,41],"proposed":[14],"converter":[15],"makes":[16],"use":[17],"of":[18,47],"novel":[20],"5-bit":[21],"partial":[22],"DEM":[23],"technique":[24],"at":[25],"1.25GHz":[26],"that,":[27],"conjunction":[29],"with":[30],"an":[31],"offset":[32],"current":[33,38],"dumping":[34],"solution,":[35],"drastically":[36],"reduces":[37],"and":[39],"area.":[40],"reaches":[43],"measured":[45],"DR":[46],"73/71":[48],"dB":[49],"while":[50],"consuming":[51],"8/12":[52],"mW":[53],"for":[54],"the":[55],"9/50":[56],"MHz":[57],"BW":[58],"modes,":[59],"respectively.":[60]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}