{"id":"https://openalex.org/W2537759401","doi":"https://doi.org/10.1109/esscirc.2016.7598342","title":"Approximate 32-bit floating-point unit design with 53% power-area product reduction","display_name":"Approximate 32-bit floating-point unit design with 53% power-area product reduction","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2537759401","doi":"https://doi.org/10.1109/esscirc.2016.7598342","mag":"2537759401"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/221496","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073033950","display_name":"Vincent Camus","orcid":"https://orcid.org/0000-0003-4779-7742"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Vincent Camus","raw_affiliation_strings":["Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Neuchatel, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090697759","display_name":"J\u00e9r\u00e9my Schlachter","orcid":"https://orcid.org/0000-0003-1483-3591"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jeremy Schlachter","raw_affiliation_strings":["Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Neuchatel, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069058393","display_name":"Christian Enz","orcid":"https://orcid.org/0000-0002-9968-5278"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christian Enz","raw_affiliation_strings":["Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Neuchatel, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Neuchatel, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000985849","display_name":"Michael Gautschi","orcid":"https://orcid.org/0000-0002-3036-5559"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Michael Gautschi","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology in Zurich (ETHZ), Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology in Zurich (ETHZ), Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055101588","display_name":"Frank K. G\u00fcrkaynak","orcid":"https://orcid.org/0000-0002-8476-554X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Frank K. Gurkaynak","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology in Zurich (ETHZ), Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), Swiss Federal Institute of Technology in Zurich (ETHZ), Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5073033950"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":3.4188,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.92470133,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"465","last_page":"468"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7665287256240845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7472814321517944},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.7306479215621948},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5250073671340942},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5001282691955566},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.491418719291687},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.4914182424545288},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.4899272322654724},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.4379051923751831},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39590075612068176},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3489360809326172},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3365550637245178},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14090439677238464},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08547267317771912}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7665287256240845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7472814321517944},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.7306479215621948},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5250073671340942},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5001282691955566},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.491418719291687},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.4914182424545288},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.4899272322654724},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.4379051923751831},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39590075612068176},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3489360809326172},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3365550637245178},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14090439677238464},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08547267317771912},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/esscirc.2016.7598342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:221496","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/221496","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:221496","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/221496","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W126295454","https://openalex.org/W1532299620","https://openalex.org/W1538177026","https://openalex.org/W1940631071","https://openalex.org/W2045379490","https://openalex.org/W2072122809","https://openalex.org/W2136103183","https://openalex.org/W2160059864","https://openalex.org/W2241049894"],"related_works":["https://openalex.org/W3215589575","https://openalex.org/W2116803521","https://openalex.org/W2797902698","https://openalex.org/W2363539709","https://openalex.org/W2462751277","https://openalex.org/W1564887326","https://openalex.org/W2000092506","https://openalex.org/W2541658314","https://openalex.org/W2169016399","https://openalex.org/W1589067093"],"abstract_inverted_index":{"The":[0],"floating-point":[1],"unit":[2],"is":[3,16],"one":[4,53],"of":[5,22,29,114],"the":[6,89],"most":[7],"common":[8],"building":[9],"block":[10],"in":[11,61,105],"any":[12],"computing":[13],"system":[14],"and":[15,35,39,52,81],"used":[17],"for":[18],"a":[19,42,62,68,99],"huge":[20],"number":[21],"applications.":[23],"By":[24],"combining":[25],"two":[26],"state-of-the-art":[27],"techniques":[28],"imprecise":[30],"hardware,":[31],"namely":[32],"Gate-Level":[33],"Pruning":[34],"Inexact":[36,44],"Speculative":[37,45],"Adder,":[38],"by":[40],"introducing":[41],"novel":[43],"Multiplier":[46],"architecture,":[47],"three":[48],"different":[49],"approximate":[50],"FPUs":[51],"reference":[54],"IEEE-754":[55,90],"compliant":[56],"FPU":[57],"have":[58],"been":[59,96],"integrated":[60],"65":[63],"nm":[64],"CMOS":[65],"process":[66],"within":[67],"low-power":[69],"multi-core":[70],"processor.":[71],"Silicon":[72],"measurements":[73],"show":[74],"up":[75],"to":[76,88],"27%":[77],"power,":[78],"36%":[79],"area":[80],"53":[82],"%":[83],"power-area":[84],"product":[85],"savings":[86],"compared":[87],"single-precision":[91],"FPU.":[92],"Accuracy":[93],"loss":[94],"has":[95],"evaluated":[97],"with":[98,110],"high-dynamic-range":[100],"image":[101,111],"tone-mapping":[102],"algorithm,":[103],"resulting":[104],"small":[106],"but":[107],"non-visible":[108],"errors":[109],"PSNR":[112],"value":[113],"90":[115],"dB.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":7},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}