{"id":"https://openalex.org/W2537955961","doi":"https://doi.org/10.1109/esscirc.2016.7598314","title":"Self-aligned open-loop local quadrature phase generator","display_name":"Self-aligned open-loop local quadrature phase generator","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2537955961","doi":"https://doi.org/10.1109/esscirc.2016.7598314","mag":"2537955961"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003054800","display_name":"Michael Kalcher","orcid":"https://orcid.org/0000-0003-3478-5734"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Kalcher","raw_affiliation_strings":["Intel Austria, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036952742","display_name":"Daniel Gruber","orcid":"https://orcid.org/0000-0003-2169-0955"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Gruber","raw_affiliation_strings":["Intel Austria, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Austria, Villach, Austria","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039918110","display_name":"Davide Ponton","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Davide Ponton","raw_affiliation_strings":["Intel Austria, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Austria, Villach, Austria","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5581,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72083744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"351","last_page":"354"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8085360527038574},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7592032551765442},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6106976866722107},{"id":"https://openalex.org/keywords/local-oscillator","display_name":"Local oscillator","score":0.5836805701255798},{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.5779776573181152},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5586063861846924},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.483138769865036},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.442929208278656},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4199680685997009},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3570220172405243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3139004111289978},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20236283540725708},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.08047017455101013}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8085360527038574},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7592032551765442},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6106976866722107},{"id":"https://openalex.org/C203597036","wikidata":"https://www.wikidata.org/wiki/Q1238887","display_name":"Local oscillator","level":3,"score":0.5836805701255798},{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.5779776573181152},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5586063861846924},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.483138769865036},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.442929208278656},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4199680685997009},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3570220172405243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3139004111289978},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20236283540725708},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.08047017455101013},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2016.7598314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1985778794","https://openalex.org/W1991961966","https://openalex.org/W1996421748","https://openalex.org/W2006598000","https://openalex.org/W2039133890","https://openalex.org/W2108991947","https://openalex.org/W2112362855","https://openalex.org/W2142613800","https://openalex.org/W2166055633","https://openalex.org/W2328258850"],"related_works":["https://openalex.org/W1491333300","https://openalex.org/W2344811745","https://openalex.org/W2049525097","https://openalex.org/W2372909716","https://openalex.org/W2969023740","https://openalex.org/W2288941099","https://openalex.org/W3154007580","https://openalex.org/W2998378113","https://openalex.org/W2547288189","https://openalex.org/W1974738652"],"abstract_inverted_index":{"A":[0],"circuit":[1],"architecture":[2,29],"to":[3,61,79],"generate":[4],"differential":[5,15],"CMOS":[6],"quadrature":[7],"(I/Q)":[8],"local":[9],"oscillator":[10],"(LO)":[11],"signals":[12],"from":[13,58],"a":[14,66,93,108,116],"input":[16],"at":[17,100,104],"the":[18,27,32,54,87],"same":[19],"frequency":[20,56,90],"is":[21,46,74],"presented.":[22],"The":[23,41,71],"phase":[24,39,72,94],"accuracy":[25,73],"of":[26,34,43,97,111],"proposed":[28],"relies":[30],"on":[31],"matching":[33],"two":[35],"delays":[36],"and":[37,82],"linear":[38],"interpolation.":[40],"feasibility":[42],"this":[44],"approach":[45],"demonstrated":[47],"by":[48],"implementing":[49],"an":[50],"I/Q":[51],"generator":[52],"covering":[53],"operating":[55,89],"range":[57],"1":[59],"GHz":[60,81,106],"2.6":[62],"GHz,":[63],"manufactured":[64],"in":[65],"28":[67],"nm":[68],"Bulk-CMOS":[69],"process.":[70],"better":[75,83],"than":[76,84],"\u00b13\u00b0":[77],"up":[78],"2.5":[80],"\u00b15\u00b0":[85],"among":[86],"entire":[88],"region":[91],"achieving":[92],"noise":[95],"performance":[96],"-163.2":[98],"dBc/Hz":[99],"100":[101],"MHz":[102],"offset":[103],"2":[105],"with":[107,115],"power":[109],"consumption":[110],"only":[112],"4.4":[113],"mW":[114],"1.1V":[117],"supply.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}