{"id":"https://openalex.org/W2536570963","doi":"https://doi.org/10.1109/esscirc.2016.7598276","title":"An LC-DCO based synthesizable injection-locked PLL with an FoM of \u2212250.3dB","display_name":"An LC-DCO based synthesizable injection-locked PLL with an FoM of \u2212250.3dB","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2536570963","doi":"https://doi.org/10.1109/esscirc.2016.7598276","mag":"2536570963"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040405791","display_name":"Dongsheng Yang","orcid":"https://orcid.org/0000-0002-1808-1908"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Dongsheng Yang","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074494245","display_name":"Wei Deng","orcid":"https://orcid.org/0000-0002-6323-4539"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Wei Deng","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045260163","display_name":"Bangan Liu","orcid":"https://orcid.org/0000-0002-3535-2407"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Bangan Liu","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050565374","display_name":"Teerachot Siriburanon","orcid":"https://orcid.org/0000-0003-1658-9596"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Teerachot Siriburanon","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064086312","display_name":"Kenichi Okada","orcid":"https://orcid.org/0000-0002-1082-7672"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenichi Okada","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111453629","display_name":"Akira Matsuzawa","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akira Matsuzawa","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5040405791"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.9188,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78390734,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"197","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8843315839767456},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8149182796478271},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7097347974777222},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.552874743938446},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5302944779396057},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5204396843910217},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.4851697087287903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47988975048065186},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4683731496334076},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4587029218673706},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4404892325401306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2874557673931122},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20888787508010864},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1423637866973877}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8843315839767456},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8149182796478271},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7097347974777222},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.552874743938446},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5302944779396057},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5204396843910217},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.4851697087287903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47988975048065186},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4683731496334076},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4587029218673706},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4404892325401306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2874557673931122},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20888787508010864},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1423637866973877},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2016.7598276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1973824493","https://openalex.org/W1989484081","https://openalex.org/W2001782539","https://openalex.org/W2006427734","https://openalex.org/W2019720625","https://openalex.org/W2057889912","https://openalex.org/W2084208879","https://openalex.org/W2100957399","https://openalex.org/W2147533202","https://openalex.org/W2291102602","https://openalex.org/W2291346139","https://openalex.org/W2462522525"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W2059960378","https://openalex.org/W2043945969","https://openalex.org/W4390099038","https://openalex.org/W2103754166","https://openalex.org/W2139484866","https://openalex.org/W2058003010"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"LC-DCO":[4,17],"based":[5],"synthesizable":[6,21],"injection-locked":[7],"all-digital":[8],"phase-locked":[9],"loop.":[10],"The":[11,50],"superior":[12],"noise":[13],"performance":[14,26],"of":[15,44,59,65,75,78,94],"the":[16,19,28,38,82,85,91,95],"enables":[18],"proposed":[20],"PLL":[22,87],"to":[23,90],"achieve":[24],"top":[25],"among":[27],"existing":[29],"designs.":[30],"Fabricated":[31],"in":[32],"a":[33,41,57,63,73],"65nm":[34],"digital":[35],"CMOS":[36],"process,":[37],"chip":[39],"occupies":[40],"core":[42],"area":[43],"0.12mm":[45],"<sup":[46],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[47],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[48],".":[49],"measured":[51],"integrated":[52],"jitter":[53],"is":[54,81],"0.142ps":[55],"at":[56],"carrier":[58],"3.0GHz":[60],"while":[61],"consuming":[62],"power":[64,69],"4.6mW":[66],"under":[67],"1V":[68],"supply.":[70],"It":[71],"achieves":[72],"figure":[74],"merit":[76],"(FoM)":[77],"-250.3dB,":[79],"which":[80],"best":[83,92],"for":[84],"synthesized":[86],"so":[88],"far":[89],"knowledge":[93],"authors.":[96]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}