{"id":"https://openalex.org/W2537352166","doi":"https://doi.org/10.1109/esscirc.2016.7598271","title":"A compiled 3.5fJ/conv.step 9b 20MS/s SAR ADC for wireless applications in 28nm FDSOI","display_name":"A compiled 3.5fJ/conv.step 9b 20MS/s SAR ADC for wireless applications in 28nm FDSOI","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2537352166","doi":"https://doi.org/10.1109/esscirc.2016.7598271","mag":"2537352166"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067421612","display_name":"Carsten Wulff","orcid":"https://orcid.org/0000-0002-4979-6658"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]},{"id":"https://openalex.org/I4210162339","display_name":"Nordic Semiconductor (Norway)","ror":"https://ror.org/05akpxs80","country_code":"NO","type":"company","lineage":["https://openalex.org/I4210162339"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Carsten Wulff","raw_affiliation_strings":["Nordic Semiconductor","Norwegian University of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Nordic Semiconductor","institution_ids":["https://openalex.org/I4210162339"]},{"raw_affiliation_string":"Norwegian University of Science and Technology","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055804223","display_name":"Trond Ytterdal","orcid":"https://orcid.org/0000-0002-2109-833X"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Trond Ytterdal","raw_affiliation_strings":["Norwegian University of Science and Technology"],"affiliations":[{"raw_affiliation_string":"Norwegian University of Science and Technology","institution_ids":["https://openalex.org/I204778367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067421612"],"corresponding_institution_ids":["https://openalex.org/I204778367","https://openalex.org/I4210162339"],"apc_list":null,"apc_paid":null,"fwci":1.1966,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79238442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"177","last_page":"180"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7076592445373535},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6146061420440674},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.6106148958206177},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5396139621734619},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.49087268114089966},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2755495011806488},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2523588538169861},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2184261977672577},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1272006630897522}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7076592445373535},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6146061420440674},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.6106148958206177},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5396139621734619},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.49087268114089966},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2755495011806488},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2523588538169861},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2184261977672577},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1272006630897522},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2016.7598271","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598271","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1983740965","https://openalex.org/W1996605065","https://openalex.org/W2118414553","https://openalex.org/W2143637414"],"related_works":["https://openalex.org/W2253391080","https://openalex.org/W2365383750","https://openalex.org/W1590828620","https://openalex.org/W2147968839","https://openalex.org/W144590410","https://openalex.org/W2100447044","https://openalex.org/W2113225350","https://openalex.org/W1435266366","https://openalex.org/W2278942241","https://openalex.org/W1156564840"],"abstract_inverted_index":{"A":[0],"low":[1],"power":[2],"9-bit":[3],"compiled":[4,12,52,83],"SAR":[5,80],"ADC":[6,10,34,53],"is":[7,11,82],"presented.":[8],"The":[9,32,50],"from":[13],"a":[14,23,37,55],"netlist,":[15],"rule":[16],"file,":[17],"and":[18,27,61],"object":[19],"definition":[20],"file":[21],"into":[22],"DRC/LVS":[24],"clean":[25],"layout":[26],"schematic":[28],"in":[29,84],"28nm":[30,85],"FDSOI.":[31],"presented":[33],"also":[35],"includes":[36],"comparator":[38],"clock":[39],"generation":[40],"loop":[41],"that":[42],"use":[43],"the":[44,48,78],"bottom":[45],"plate":[46],"of":[47,57,68],"CDAC.":[49],"proposed":[51],"achieves":[54],"FoM":[56],"2.7fJ/conv.step":[58],"at":[59,63],"2MS/s,":[60],"3.5fJ/conv.step":[62],"20MS/s":[64],"with":[65,87],"an":[66],"area":[67],"0.00312mm":[69],"<sup":[70],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[72],".":[73],"To":[74],"demonstrate":[75],"process":[76],"independence":[77],"same":[79],"architecture":[81],"FDSOI":[86],"IO":[88],"transistors.":[89]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}