{"id":"https://openalex.org/W2538174190","doi":"https://doi.org/10.1109/esscirc.2016.7598251","title":"Energy performance of nonvolatile power-gating SRAM using SOTB technology","display_name":"Energy performance of nonvolatile power-gating SRAM using SOTB technology","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2538174190","doi":"https://doi.org/10.1109/esscirc.2016.7598251","mag":"2538174190"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039319356","display_name":"Yusuke Shuto","orcid":"https://orcid.org/0000-0001-9904-6372"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Yusuke Shuto","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100828005","display_name":"Shuu\u2019ichirou Yamamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuu'ichirou Yamamoto","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102876507","display_name":"Satoshi Sugahara","orcid":"https://orcid.org/0000-0002-6918-3218"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Sugahara","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039319356"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58781096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.9111881256103516},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.866936445236206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5370895266532898},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.490047812461853},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.47518789768218994},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4744240641593933},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.45405513048171997},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.43776223063468933},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41896340250968933},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4169081449508667},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3849126100540161},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.31668803095817566},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2950192391872406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18724659085273743},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.15264859795570374},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10595378279685974},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.10321229696273804}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.9111881256103516},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.866936445236206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5370895266532898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.490047812461853},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.47518789768218994},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4744240641593933},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.45405513048171997},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.43776223063468933},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41896340250968933},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4169081449508667},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3849126100540161},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31668803095817566},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2950192391872406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18724659085273743},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.15264859795570374},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10595378279685974},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.10321229696273804},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2016.7598251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1510118898","https://openalex.org/W1537798744","https://openalex.org/W1984480206","https://openalex.org/W2050565026","https://openalex.org/W2073801038","https://openalex.org/W2114621701","https://openalex.org/W3098517937","https://openalex.org/W4248743522","https://openalex.org/W6630436817"],"related_works":["https://openalex.org/W2259094912","https://openalex.org/W2783549708","https://openalex.org/W3092470009","https://openalex.org/W1987649265","https://openalex.org/W3126087940","https://openalex.org/W2371329481","https://openalex.org/W2399345582","https://openalex.org/W1966798817","https://openalex.org/W1837570977","https://openalex.org/W1551499744"],"abstract_inverted_index":{"Nonvolatile":[0],"power-gating":[1,6,116],"(NVPG)":[2],"that":[3],"is":[4,11,35,47,63,83,100],"a":[5,14],"architecture":[7,32,60,108],"employing":[8],"nonvolatile":[9,39],"retention":[10],"expected":[12],"as":[13],"highly":[15,101],"efficient":[16],"energy":[17,55,76],"reduction":[18,96],"technique":[19],"for":[20,33,61,97],"high-performance":[21],"microprocessors":[22],"and":[23,90,120],"mobile/wearable":[24],"SoC":[25],"devices.":[26],"In":[27],"this":[28],"paper,":[29],"the":[30,44,58,73,87,98],"NVPG":[31,59,107],"SRAM":[34,40],"demonstrated.":[36],"A":[37],"1kb":[38],"(NV-SRAM)":[41],"array":[42,88],"with":[43,109],"peripheral":[45],"circuits":[46],"implemented":[48],"using":[49],"65nm":[50],"silicon-on-thin-buried-oxide":[51],"(SOTB)":[52],"technology.":[53],"The":[54,75,93,106],"performance":[56],"of":[57,117],"NV-SRAM":[62,110],"systematically":[64],"analyzed":[65],"based":[66],"on":[67],"important":[68],"circuit":[69],"parameters":[70],"extracted":[71],"from":[72],"chip.":[74],"efficiency":[77],"evaluated":[78],"by":[79,86],"break-even":[80],"time":[81],"(BET)":[82],"strongly":[84],"affected":[85],"structure":[89],"its":[91],"peripherals.":[92],"body-bias-induced":[94],"leakage":[95],"peripherals":[99],"effective":[102],"at":[103],"reducing":[104],"BET.":[105],"would":[111],"be":[112],"adaptable":[113],"to":[114],"core/module-level":[115],"multicore":[118],"processors":[119],"SoCs.":[121]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}