{"id":"https://openalex.org/W2536204089","doi":"https://doi.org/10.1109/esscirc.2016.7598246","title":"Delay partitioning helps reducing variability in 3DVLSI","display_name":"Delay partitioning helps reducing variability in 3DVLSI","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2536204089","doi":"https://doi.org/10.1109/esscirc.2016.7598246","mag":"2536204089"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085853321","display_name":"A. Ayres","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"A. Ayres","raw_affiliation_strings":["CEA, LETI, Grenoble, France","STMicroelectronics, Crolles, France","TIMA & CNRS, Grenoble Institute of Technology, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA, LETI, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]},{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"TIMA & CNRS, Grenoble Institute of Technology, Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054838625","display_name":"O. Rozeau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Rozeau","raw_affiliation_strings":["CEA, LETI, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA, LETI, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083619989","display_name":"B. Borot","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"B. Borot","raw_affiliation_strings":["STMicroelectronics, Crolles, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Fesquet","raw_affiliation_strings":["TIMA & CNRS, Grenoble Institute of Technology, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA & CNRS, Grenoble Institute of Technology, Grenoble, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019983362","display_name":"M. Vinet","orcid":"https://orcid.org/0000-0001-6757-295X"},"institutions":[{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Vinet","raw_affiliation_strings":["CEA, LETI, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA, LETI, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5085853321"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210104693","https://openalex.org/I4210150049"],"apc_list":null,"apc_paid":null,"fwci":0.1864,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59260569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7753748893737793},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6876670718193054},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6543865203857422},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5658557415008545},{"id":"https://openalex.org/keywords/dispersion","display_name":"Dispersion (optics)","score":0.41767942905426025},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3823360204696655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3578534722328186},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3560488522052765},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.13463065028190613},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13383561372756958},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.131451815366745}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7753748893737793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6876670718193054},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6543865203857422},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5658557415008545},{"id":"https://openalex.org/C177562468","wikidata":"https://www.wikidata.org/wiki/Q182893","display_name":"Dispersion (optics)","level":2,"score":0.41767942905426025},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3823360204696655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3578534722328186},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3560488522052765},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.13463065028190613},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13383561372756958},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.131451815366745},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/esscirc.2016.7598246","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598246","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01524088v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01524088","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"42nd European Solid-State Circuits Conference (ESSCIRC'16), Sep 2016, Lausanne, Switzerland. pp.75-78, ⟨10.1109/ESSCIRC.2016.7598246⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1560950418","https://openalex.org/W1898461707","https://openalex.org/W1964678809","https://openalex.org/W1989826997","https://openalex.org/W2002806561","https://openalex.org/W2022907768","https://openalex.org/W2058217746","https://openalex.org/W2114644969","https://openalex.org/W2138384103","https://openalex.org/W2146704626","https://openalex.org/W2163262984"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W2313216219","https://openalex.org/W1561306903","https://openalex.org/W2563702065"],"abstract_inverted_index":{"3DVLSI":[0],"is":[1],"an":[2],"emerging":[3],"more":[4],"than":[5],"Moore":[6],"technology.":[7],"In":[8],"this":[9],"paper,":[10],"we":[11,27],"propose":[12],"3D":[13],"design":[14,53],"methodologies":[15],"dealing":[16],"with":[17],"process":[18,47],"variability.":[19],"Using":[20],"SPICE":[21],"models":[22],"and":[23],"Monte":[24],"Carlo":[25],"simulations":[26],"show":[28],"a":[29],"delay":[30],"partioning":[31],"method":[32],"for":[33],"stacked":[34],"circuits":[35],"to":[36],"reduce":[37],"frequency":[38],"dispersion":[39],"by":[40],"30%.":[41],"We":[42],"also":[43],"compare":[44],"how":[45],"the":[46,52],"correlation":[48],"between":[49],"tiers":[50],"influences":[51],"corners.":[54]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}