{"id":"https://openalex.org/W2537827687","doi":"https://doi.org/10.1109/esscirc.2016.7598244","title":"Heterogeneously integrated program voltage generator for 1.0V operation NAND flash with best mix &amp; match of standard CMOS process and NAND flash process","display_name":"Heterogeneously integrated program voltage generator for 1.0V operation NAND flash with best mix &amp; match of standard CMOS process and NAND flash process","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2537827687","doi":"https://doi.org/10.1109/esscirc.2016.7598244","mag":"2537827687"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000552951","display_name":"Masahiro Tanaka","orcid":"https://orcid.org/0000-0002-4291-6274"},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masahiro Tanaka","raw_affiliation_strings":["Chuo University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056430026","display_name":"Kota Tsurumi","orcid":null},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kota Tsurumi","raw_affiliation_strings":["Chuo University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046409230","display_name":"Tomoya Ishii","orcid":"https://orcid.org/0000-0002-2789-5559"},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoya Ishii","raw_affiliation_strings":["Chuo University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032914719","display_name":"Ken Takeuchi","orcid":"https://orcid.org/0000-0002-9345-6503"},"institutions":[{"id":"https://openalex.org/I96679780","display_name":"Chuo University","ror":"https://ror.org/03qvqb743","country_code":"JP","type":"education","lineage":["https://openalex.org/I96679780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ken Takeuchi","raw_affiliation_strings":["Chuo University, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Chuo University, Tokyo, Japan","institution_ids":["https://openalex.org/I96679780"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000552951"],"corresponding_institution_ids":["https://openalex.org/I96679780"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10893464,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"67","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8395160436630249},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.7973698377609253},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6921473741531372},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5587173700332642},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5449695587158203},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.539764404296875},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5142087936401367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48957833647727966},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.47093334794044495},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41972506046295166},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4175407290458679},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4155365824699402},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.400485098361969},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.394405722618103},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3815629184246063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2205842137336731},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18708205223083496},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.1509159505367279},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.10206490755081177}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.8395160436630249},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.7973698377609253},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6921473741531372},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5587173700332642},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5449695587158203},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.539764404296875},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5142087936401367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48957833647727966},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.47093334794044495},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41972506046295166},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4175407290458679},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4155365824699402},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.400485098361969},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.394405722618103},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3815629184246063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2205842137336731},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18708205223083496},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.1509159505367279},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.10206490755081177},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2016.7598244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1590940233","https://openalex.org/W2021433466","https://openalex.org/W2026742571","https://openalex.org/W2079915013","https://openalex.org/W2151480956","https://openalex.org/W2242201375","https://openalex.org/W2789487168","https://openalex.org/W6690744783","https://openalex.org/W6748246327"],"related_works":["https://openalex.org/W2054139911","https://openalex.org/W1577524679","https://openalex.org/W2162027152","https://openalex.org/W2489439822","https://openalex.org/W3165307257","https://openalex.org/W2932283866","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4237143391","https://openalex.org/W4226211266"],"abstract_inverted_index":{"For":[0],"1.0V":[1],"operation":[2],"NAND":[3,40,62],"flash":[4,41,63],"memory,":[5],"heterogeneously":[6],"integrated":[7],"voltage":[8,22],"generator":[9],"is":[10,54,80],"proposed":[11,16],"and":[12,36,74],"experimentally":[13],"demonstrated.":[14],"The":[15,50],"2-stage":[17],"boost":[18],"converter":[19],"uses":[20],"high":[21],"(HV)":[23],"transistors":[24,38],"of":[25,39,61],"standard":[26],"CMOS":[27],"process":[28,42],"as":[29,43],"the":[30,44,59],"1":[31],"<sup":[32,46],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[33,47],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">st</sup>":[34],"stage":[35],"HV":[37],"2":[45],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">nd</sup>":[48],"stage.":[49],"intermediate":[51],"load":[52],"capacitance":[53],"adaptively":[55],"adjusted":[56],"according":[57],"to":[58],"number":[60],"chips":[64],"operating":[65],"simultaneously.":[66],"As":[67],"a":[68],"result,":[69],"89%":[70],"ramp-up":[71],"time":[72],"decrease":[73],"about":[75],"15%":[76],"chip":[77],"cost":[78],"reduction":[79],"achieved.":[81]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}