{"id":"https://openalex.org/W2533122910","doi":"https://doi.org/10.1109/esscirc.2016.7598242","title":"Experimental demonstration of a nanoelectromechanical switch-based logic library including sequential and combinational gates","display_name":"Experimental demonstration of a nanoelectromechanical switch-based logic library including sequential and combinational gates","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2533122910","doi":"https://doi.org/10.1109/esscirc.2016.7598242","mag":"2533122910"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2016.7598242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002788508","display_name":"Christopher L. Ayala","orcid":"https://orcid.org/0000-0002-3510-9626"},"institutions":[{"id":"https://openalex.org/I180203408","display_name":"Yokohama National University","ror":"https://ror.org/03zyp6p76","country_code":"JP","type":"education","lineage":["https://openalex.org/I180203408"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Christopher L. Ayala","raw_affiliation_strings":["Institute of Advanced Sciences, Yokohama National University, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Advanced Sciences, Yokohama National University, Yokohama, Japan","institution_ids":["https://openalex.org/I180203408"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062560576","display_name":"Antonios Bazigos","orcid":"https://orcid.org/0000-0002-2967-8208"},"institutions":[{"id":"https://openalex.org/I154481106","display_name":"AMS (Austria)","ror":"https://ror.org/03vz6gs79","country_code":"AT","type":"company","lineage":["https://openalex.org/I154481106"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Antonios Bazigos","raw_affiliation_strings":["Ams AG, Premstaetten, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ams AG, Premstaetten, Austria","institution_ids":["https://openalex.org/I154481106"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069988603","display_name":"Daniel Grogg","orcid":null},"institutions":[{"id":"https://openalex.org/I136150977","display_name":"TE Connectivity (Switzerland)","ror":"https://ror.org/05he43612","country_code":"CH","type":"company","lineage":["https://openalex.org/I136150977"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Daniel Grogg","raw_affiliation_strings":["TE Connectivity, Horgen, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TE Connectivity, Horgen, Switzerland","institution_ids":["https://openalex.org/I136150977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082365196","display_name":"Ute Drechsler","orcid":null},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ute Drechsler","raw_affiliation_strings":["IBM Research, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001983294","display_name":"Christoph Hagleitner","orcid":"https://orcid.org/0000-0002-6815-7835"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Christoph Hagleitner","raw_affiliation_strings":["IBM Research, Zurich, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09982563,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"59","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11449","display_name":"Mechanical and Optical Resonators","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11449","display_name":"Mechanical and Optical Resonators","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10923","display_name":"Force Microscopy Techniques and Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7466541528701782},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7387725114822388},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7228010892868042},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6692487001419067},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.6044748425483704},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5670768618583679},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5659135580062866},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5618391633033752},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5519767999649048},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.533053994178772},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5175051689147949},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.474237859249115},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4639788269996643},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.45142215490341187},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4150995910167694},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.4119400084018707},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4001515507698059},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29504305124282837},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2902815043926239},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28701531887054443},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1547136902809143}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7466541528701782},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7387725114822388},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7228010892868042},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6692487001419067},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.6044748425483704},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5670768618583679},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5659135580062866},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5618391633033752},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5519767999649048},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.533053994178772},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5175051689147949},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.474237859249115},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4639788269996643},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.45142215490341187},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4150995910167694},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.4119400084018707},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4001515507698059},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29504305124282837},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2902815043926239},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28701531887054443},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1547136902809143}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2016.7598242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2016.7598242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1758293625","https://openalex.org/W1989487074","https://openalex.org/W2017684765","https://openalex.org/W2020998658","https://openalex.org/W2072524948","https://openalex.org/W2077070937","https://openalex.org/W2078566698","https://openalex.org/W2096634222","https://openalex.org/W2118418514","https://openalex.org/W2120217715","https://openalex.org/W2149009819"],"related_works":["https://openalex.org/W2619968078","https://openalex.org/W1908137878","https://openalex.org/W2774143721","https://openalex.org/W2103473573","https://openalex.org/W2789662562","https://openalex.org/W3026710973","https://openalex.org/W4386294748","https://openalex.org/W2170504327","https://openalex.org/W2134426126","https://openalex.org/W2058822291"],"abstract_inverted_index":{"We":[0],"present":[1],"the":[2,8,45,51,66,81,84],"implementation":[3],"and":[4,31,37,58],"experimental":[5],"verification":[6],"of":[7,50,72,86],"first":[9,46],"complete":[10,77],"digital":[11],"logic":[12,78,93],"library":[13,79],"based":[14],"on":[15,61],"amorphous":[16],"carbon":[17],"(a-C)-coated":[18],"curved-cantilever":[19],"nanoelectromechanical":[20],"(NEM)":[21],"switch":[22,54],"technology.":[23],"Experimental":[24],"results":[25],"for":[26,44,90],"sequential":[27,74],"gates":[28],"-":[29,36],"latches":[30],"edge-triggered":[32],"D":[33],"flip-flops":[34],"(DFF)":[35],"combinational":[38],"circuits":[39],"(NAND,":[40],"AND)":[41],"are":[42],"reported":[43],"time.":[47],"The":[48],"capability":[49],"fabricated":[52],"NEM":[53,87],"device":[55],"to":[56],"store":[57],"maintain":[59],"charge":[60],"internal":[62],"parasitic":[63],"capacitances":[64],"during":[65],"off-state":[67],"is":[68],"confirmed":[69],"through":[70],"measurements":[71],"dynamic":[73],"cells.":[75],"This":[76],"paves":[80],"road":[82],"towards":[83],"development":[85],"switch-based":[88],"microprocessors":[89],"ultra-low":[91],"power":[92],"applications.":[94]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}