{"id":"https://openalex.org/W2294813469","doi":"https://doi.org/10.1109/esscirc.2015.7313866","title":"A continuous-time ΔΣ modulator with 91dB dynamic range in a 2 MHz signal bandwidth using a dual switched-capacitor return-to-zero DAC","display_name":"A continuous-time ΔΣ modulator with 91dB dynamic range in a 2 MHz signal bandwidth using a dual switched-capacitor return-to-zero DAC","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2294813469","doi":"https://doi.org/10.1109/esscirc.2015.7313866","mag":"2294813469"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2015.7313866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2015.7313866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028020528","display_name":"Amrith Sukumaran","orcid":"https://orcid.org/0000-0002-3004-8414"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amrith Sukumaran","raw_affiliation_strings":["Indian Institute of Technology, Madras"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Madras","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056930703","display_name":"Shanthi Pavan","orcid":"https://orcid.org/0000-0002-6938-8491"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shanthi Pavan","raw_affiliation_strings":["Indian Institute of Technology, Madras"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Madras","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7761332988739014},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.7401653528213501},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5880509614944458},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5409075021743774},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5300219655036926},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.519615113735199},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5184211730957031},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.48177143931388855},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.42303597927093506},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.4108354449272156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33809998631477356},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3359643816947937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1860658824443817},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1433272361755371},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11178100109100342}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7761332988739014},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.7401653528213501},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5880509614944458},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5409075021743774},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5300219655036926},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.519615113735199},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5184211730957031},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.48177143931388855},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.42303597927093506},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.4108354449272156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33809998631477356},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3359643816947937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1860658824443817},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1433272361755371},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11178100109100342}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2015.7313866","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2015.7313866","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1972599689","https://openalex.org/W1974674514","https://openalex.org/W2021005475","https://openalex.org/W2116955129","https://openalex.org/W2142182289","https://openalex.org/W2167005367"],"related_works":["https://openalex.org/W2159595243","https://openalex.org/W580081827","https://openalex.org/W2102712905","https://openalex.org/W1991579521","https://openalex.org/W2124502750","https://openalex.org/W2044524120","https://openalex.org/W2139704386","https://openalex.org/W2493585380","https://openalex.org/W2542642610","https://openalex.org/W2143648845"],"abstract_inverted_index":{"DACs":[0],"based":[1],"on":[2],"switched-capacitor":[3],"feedback":[4],"are":[5],"used":[6],"in":[7,86,97],"CT\u0394\u03a3Ms":[8],"to":[9,76],"achieve":[10],"low":[11,46,56],"jitter":[12,48,81],"sensitivity.":[13],"Unfortunately,":[14],"they":[15],"all":[16],"severely":[17],"compromise":[18],"the":[19,23,28,33,45,55,71,102],"alias":[20],"rejection":[21],"of":[22,27,50,60,95],"modulator":[24,68],"around":[25],"multiples":[26],"sampling":[29,93],"frequency.":[30],"We":[31],"introduce":[32],"Dual":[34],"Switched-Capacitor":[35,52],"Return-to-Zero":[36],"(Dual-SCRZ)":[37],"DAC,":[38],"which":[39],"addresses":[40],"this":[41],"problem.":[42],"It":[43],"combines":[44],"clock":[47],"sensitivity":[49,82],"a":[51,87,92,98,107],"DAC":[53],"with":[54],"peak-to-average":[57],"ratio":[58],"characteristic":[59],"an":[61],"NRZ":[62],"DAC.":[63],"A":[64],"single-bit":[65],"continuous-time":[66],"\u0394\u03a3":[67],"that":[69],"uses":[70],"Dual-SCRZ":[72],"technique":[73],"and":[74,79],"opamp-assistance":[75],"improve":[77],"linearity":[78],"reduce":[80],"achieves":[83],"91/85.1/83dB":[84],"DR/SNR/SNDR":[85],"2MHz":[88],"bandwidth.":[89],"Operating":[90],"at":[91],"rate":[94],"256MHz":[96],"0.18\u03bcm":[99],"CMOS":[100],"process,":[101],"CTDSM":[103],"dissipates":[104],"14.8mW":[105],"from":[106],"1.8V":[108],"supply.":[109]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}