{"id":"https://openalex.org/W2295864615","doi":"https://doi.org/10.1109/esscirc.2015.7313847","title":"A quadrature clock generator with calibration for 22∼31.4 GS/s real-time sampling system","display_name":"A quadrature clock generator with calibration for 22∼31.4 GS/s real-time sampling system","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2295864615","doi":"https://doi.org/10.1109/esscirc.2015.7313847","mag":"2295864615"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2015.7313847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2015.7313847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103105584","display_name":"Shunli Ma","orcid":"https://orcid.org/0000-0002-4095-5296"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shunli Ma","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076644778","display_name":"Guangyao Zhou","orcid":"https://orcid.org/0000-0003-0809-5799"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangyao Zhou","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060656190","display_name":"Jianbing Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianbing Jiang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051205321","display_name":"Chixiao Chen","orcid":"https://orcid.org/0000-0002-5980-4236"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chixiao Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101867100","display_name":"Yongzhen Chen","orcid":"https://orcid.org/0000-0002-1018-6289"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongzhen Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025053306","display_name":"Fan Ye","orcid":"https://orcid.org/0000-0002-1089-1498"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Ye","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5103105584"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61145602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"43","issue":null,"first_page":"136","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7163681983947754},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6515231132507324},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5986243486404419},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5944271087646484},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5928459167480469},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5050287842750549},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47926828265190125},{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.46805375814437866},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.45148521661758423},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33989542722702026},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33370909094810486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.220098078250885},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1672789752483368}],"concepts":[{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7163681983947754},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6515231132507324},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5986243486404419},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5944271087646484},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5928459167480469},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5050287842750549},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47926828265190125},{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.46805375814437866},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.45148521661758423},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33989542722702026},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33370909094810486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.220098078250885},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1672789752483368},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2015.7313847","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2015.7313847","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2007453537","https://openalex.org/W2075937341","https://openalex.org/W2101222297","https://openalex.org/W2105317509","https://openalex.org/W2128889905","https://openalex.org/W2135805541","https://openalex.org/W2154473497","https://openalex.org/W2161770961","https://openalex.org/W2328798527","https://openalex.org/W6652545083"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W1912065184","https://openalex.org/W2372909716","https://openalex.org/W2049525097","https://openalex.org/W2301158783","https://openalex.org/W2012676707","https://openalex.org/W2369998856","https://openalex.org/W2133120878","https://openalex.org/W1969806930","https://openalex.org/W2002107209"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"accurate":[4],"quadrature":[5,31,37,49],"clock":[6,20,50],"signals":[7],"with":[8,28,79],"phase":[9,24,38,95,99,102,105],"calibration":[10,94],"for":[11],"ultra-high":[12],"speed":[13],"real-time":[14,67],"sampling":[15,68,72],"system.":[16],"The":[17,43,66,74,89,104],"proposed":[18,48],"four-phase":[19],"generator":[21],"is":[22,107,121],"a":[23,29],"locked":[25],"loop":[26],"(PLL)":[27],"novel":[30],"divider":[32],"which":[33,58],"can":[34,51,59,96],"realize":[35],"tunable":[36],"to":[39,56],"calibrate":[40],"variable":[41],"mismatches.":[42],"operating":[44],"frequency":[45,111,115],"of":[46],"the":[47,93],"be":[52,60],"tuned":[53],"from":[54],"5.5GHz":[55],"7.85GHz":[57],"used":[61],"in":[62,83],"four-channel":[63],"time-interleaved":[64],"sampler.":[65],"system":[69],"achieve":[70],"28-31.2GS/s":[71],"rate.":[73],"chip":[75],"consumes":[76],"28mW":[77],"power":[78],"1.2V":[80],"supply":[81],"voltage":[82],"TSMC":[84],"65":[85],"nm":[86],"CMOS":[87],"process.":[88],"measurements":[90],"show":[91],"that":[92],"cover":[97],"\u00b110\u00b0I":[98],"and":[100,116],"Q":[101],"mismatch.":[103],"noise":[106],"-115":[108],"dBc/Hz@1MHz":[109],"offset":[110],"at":[112],"6.85GHz":[113],"center":[114],"cycle-to-cycle":[117],"time":[118],"RMS":[119],"jitter":[120],"210fs.":[122]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}