{"id":"https://openalex.org/W1971453036","doi":"https://doi.org/10.1109/esscirc.2014.6942111","title":"A 250mV 77dB DR 10kHz BW SC ΔΣ Modulator Exploiting Subthreshold OTAs","display_name":"A 250mV 77dB DR 10kHz BW SC ΔΣ Modulator Exploiting Subthreshold OTAs","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W1971453036","doi":"https://doi.org/10.1109/esscirc.2014.6942111","mag":"1971453036"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942111","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087741298","display_name":"Zhiliang Qiao","orcid":null},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Qiao","raw_affiliation_string":"Integrated Systems Lab, University of Electronic Science and Technology of China, Chengdu 610054, China","raw_affiliation_strings":["Integrated Systems Lab, University of Electronic Science and Technology of China, Chengdu 610054, China"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010045774","display_name":"Xiong Zhou","orcid":"https://orcid.org/0000-0002-8252-0928"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiong Zhou","raw_affiliation_string":"Integrated Systems Lab, University of Electronic Science and Technology of China, Chengdu 610054, China","raw_affiliation_strings":["Integrated Systems Lab, University of Electronic Science and Technology of China, Chengdu 610054, China"]},{"author_position":"last","author":{"id":"https://openalex.org/A5069771802","display_name":"Qiang Li","orcid":"https://orcid.org/0000-0002-7011-6995"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Li","raw_affiliation_string":"Integrated Systems Lab, University of Electronic Science and Technology of China, Chengdu 610054, China","raw_affiliation_strings":["Integrated Systems Lab, University of Electronic Science and Technology of China, Chengdu 610054, China"]}],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":3,"cited_by_percentile_year":{"min":81,"max":82},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog Circuit Design for Biomedical Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog Circuit Design for Biomedical Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Memristive Devices for Neuromorphic Computing","score":0.999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"keyword":"modulator exploiting subthreshold otas","score":0.7985},{"keyword":"250mv","score":0.4007},{"keyword":"ΔΣ","score":0.271}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.71992487},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.6775419},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.62296814},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5917555},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5902354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5026834},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.49727753},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.49250922},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.48591056},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.47092527},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.45422557},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4135262},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3717826},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35333145},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35279602},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.2935089},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27145216},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1894761},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10111141}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942111","pdf_url":null,"source":null,"license":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"referenced_works_count":5,"referenced_works":["https://openalex.org/W1665620417","https://openalex.org/W1714399174","https://openalex.org/W1980893811","https://openalex.org/W2092917193","https://openalex.org/W2102388997"],"related_works":["https://openalex.org/W2353355939","https://openalex.org/W4242195200","https://openalex.org/W2081038703","https://openalex.org/W2259288840","https://openalex.org/W2044524120","https://openalex.org/W2127389397","https://openalex.org/W135207313","https://openalex.org/W1964349758","https://openalex.org/W2098920926","https://openalex.org/W2552855081"],"ngrams_url":"https://api.openalex.org/works/W1971453036/ngrams","abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,34,69,78,91,104],"high-resolution":[4],"\u0394\u03a3":[5],"modulator":[6],"which":[7],"is":[8,24],"capable":[9],"of":[10,75,86,94,97,101,110],"operation":[11],"under":[12],"supply":[13],"voltage":[14],"as":[15,17],"low":[16],"250mV.":[18],"A":[19],"novel":[20],"subthreshold":[21],"inverter-based":[22],"OTA":[23],"proposed":[25],"and":[26,56,77,99],"exploited":[27],"in":[28,38,68],"the":[29,39,52,57,108,117],"switched-capacitor":[30],"(SC)":[31],"integrators,":[32],"permitting":[33],"satisfied":[35],"noise-shaping":[36],"performance":[37],"4":[40],"th":[43],"-order":[44],"feed-forward":[45],"topology.":[46],"With":[47],"each":[48],"stage's":[49],"coefficient":[50],"optimized,":[51],"integrators'":[53],"internal":[54],"swings":[55],"distortion":[58],"power":[59],"stemming":[60],"from":[61],"OTAs'":[62],"gain":[63],"nonlinearity":[64],"are":[65],"minimized.":[66],"Implemented":[67],"0.13\u03bcm":[70],"CMOS":[71],"with":[72,119],"an":[73],"OSR":[74],"64":[76],"sampling":[79],"frequency":[80],"(f":[81],"s":[84],")":[85],"1.28MHz,":[87],"this":[88],"design":[89],"achieves":[90],"measured":[92],"DR":[93],"77.0dB,":[95],"SNDR":[96,121],"73.3dB,":[98],"SFDR":[100],"85.0dB":[102],"over":[103],"10kHz":[105],"bandwidth.":[106],"To":[107],"best":[109],"authors'":[111],"knowledge,":[112],"it":[113],"appears":[114],"to":[115],"be":[116],"converter":[118],"highest":[120],"observed":[122],"among":[123],"sub":[124],"-0.5V":[125],"designs.":[126]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1971453036","counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2024-03-21T08:56:51.892437","created_date":"2016-06-24"}