{"id":"https://openalex.org/W2072344858","doi":"https://doi.org/10.1109/esscirc.2014.6942110","title":"A 2-channel 1MHz BW, 80.5 dB DR ADC using a DS modulator and zero-ISI filter","display_name":"A 2-channel 1MHz BW, 80.5 dB DR ADC using a DS modulator and zero-ISI filter","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2072344858","doi":"https://doi.org/10.1109/esscirc.2014.6942110","mag":"2072344858"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2014.6942110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103944482","display_name":"Debasish Behera","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debasish Behera","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","Dept. of Electrical Engineering, Indian Institute of Technology, Madras, Chennai 600036, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Indian Institute of Technology, Madras, Chennai 600036, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080522900","display_name":"Nagendra Krishnapura","orcid":"https://orcid.org/0000-0002-8429-8910"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nagendra Krishnapura","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","Dept. of Electrical Engineering, Indian Institute of Technology, Madras, Chennai 600036, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept. of Electrical Engineering, Indian Institute of Technology, Madras, Chennai 600036, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.6005,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.65433025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"415","last_page":"418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.8290531635284424},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.6835422515869141},{"id":"https://openalex.org/keywords/nyquist-rate","display_name":"Nyquist rate","score":0.6108481884002686},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.579707145690918},{"id":"https://openalex.org/keywords/intersymbol-interference","display_name":"Intersymbol interference","score":0.5750462412834167},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5464249849319458},{"id":"https://openalex.org/keywords/anti-aliasing-filter","display_name":"Anti-aliasing filter","score":0.5314786434173584},{"id":"https://openalex.org/keywords/nyquist\u2013shannon-sampling-theorem","display_name":"Nyquist\u2013Shannon sampling theorem","score":0.5023689270019531},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.497452050447464},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.49537813663482666},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48701173067092896},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4344320297241211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3777448534965515},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.34608644247055054},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33751097321510315},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.3328709602355957},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3220469057559967},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.277164101600647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20128175616264343},{"id":"https://openalex.org/keywords/band-stop-filter","display_name":"Band-stop filter","score":0.1577821969985962}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.8290531635284424},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.6835422515869141},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.6108481884002686},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.579707145690918},{"id":"https://openalex.org/C97812054","wikidata":"https://www.wikidata.org/wiki/Q2166055","display_name":"Intersymbol interference","level":3,"score":0.5750462412834167},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5464249849319458},{"id":"https://openalex.org/C146826852","wikidata":"https://www.wikidata.org/wiki/Q604241","display_name":"Anti-aliasing filter","level":5,"score":0.5314786434173584},{"id":"https://openalex.org/C288623","wikidata":"https://www.wikidata.org/wiki/Q679800","display_name":"Nyquist\u2013Shannon sampling theorem","level":2,"score":0.5023689270019531},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.497452050447464},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.49537813663482666},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48701173067092896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4344320297241211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3777448534965515},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.34608644247055054},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33751097321510315},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.3328709602355957},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3220469057559967},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.277164101600647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20128175616264343},{"id":"https://openalex.org/C112806600","wikidata":"https://www.wikidata.org/wiki/Q386022","display_name":"Band-stop filter","level":4,"score":0.1577821969985962}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2014.6942110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7599999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1582910515","https://openalex.org/W2029497309","https://openalex.org/W2093112233","https://openalex.org/W2093986961"],"related_works":["https://openalex.org/W2103898286","https://openalex.org/W1488455774","https://openalex.org/W2058893726","https://openalex.org/W2210983845","https://openalex.org/W2529180920","https://openalex.org/W2317684753","https://openalex.org/W1500996803","https://openalex.org/W2124861257","https://openalex.org/W1966615022","https://openalex.org/W2170677844"],"abstract_inverted_index":{"It":[0],"is":[1,10,55,69,84,122,138,154,173],"shown":[2],"that":[3,127],"memoryless":[4,43],"analog-to-digital":[5],"conversion":[6],"using":[7,20,86],"\u0394\u03a3":[8,52,63,93],"modulators":[9],"possible":[11],"without":[12],"resetting":[13],"the":[14,27,46,51,59,67,112,114,119,162,170],"modulator":[15,28,53,68,121],"or":[16],"decimation":[17,31],"filters":[18],"by":[19],"a":[21,30,75,87],"suitable":[22],"signal":[23,48],"transfer":[24],"function":[25],"for":[26,111],"and":[29,126],"filter":[32],"which":[33,54,66],"satisfies":[34],"Nyquist":[35],"intersymbol":[36],"interference":[37],"(ISI)":[38],"criterion.":[39],"This":[40],"architecture":[41],"enables":[42],"operation":[44],"over":[45],"entire":[47],"bandwidth":[49,60],"of":[50,80,118,134],"significantly":[56],"higher":[57],"than":[58],"in":[61,65,97,128,146],"incremental":[62],"architectures":[64],"reset.":[70],"A":[71],"two-channel":[72,129],"ADC":[73],"with":[74,131],"total":[76],"effective":[77],"sampling":[78,109,152,160],"rate":[79,110,133,153],"fs/64":[81],"per":[82],"channel":[83,172],"built":[85],"third":[88],"order":[89],"32\u00d7":[90],"oversampled":[91],"switched-capacitor":[92],"modulator.":[94],"The":[95,143],"prototype":[96],"0.18":[98],"\u03bcm":[99],"CMOS":[100],"occupies":[101],"2.1":[102],"mm2and":[103],"consumes":[104],"59.63mW.":[105],"At":[106,158],"16MHz":[107,150],"(64MHz)":[108,151],"DSM,":[113],"dynamic":[115],"range":[116],"(DR)":[117],"standalone":[120],"86.5":[123],"dB(85.1":[124],"dB),":[125],"mode,":[130],"perchannel":[132],"250":[135],"kHz":[136],"(1MHz)":[137],"81":[139],"dB":[140],"(80.5":[141],"dB).":[142,157],"maximum":[144,167],"SNR":[145],"multiplexed":[147],"mode":[148],"at":[149],"80.3":[155],"dB(68.6":[156],"both":[159],"rates,":[161],"inter-channel":[163],"crosstalk":[164],"due":[165],"to":[166],"input":[168],"on":[169],"other":[171],"below":[174],"77.7":[175],"dB.":[176]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
