{"id":"https://openalex.org/W2017500042","doi":"https://doi.org/10.1109/esscirc.2014.6942066","title":"13fJ/bit probing-resilient 250K PUF array with soft darkbit masking for 1.94% bit-error in 22nm tri-gate CMOS","display_name":"13fJ/bit probing-resilient 250K PUF array with soft darkbit masking for 1.94% bit-error in 22nm tri-gate CMOS","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2017500042","doi":"https://doi.org/10.1109/esscirc.2014.6942066","mag":"2017500042"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2014.6942066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075692568","display_name":"Sudhir Satpathy","orcid":"https://orcid.org/0000-0003-3511-3526"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sudhir Satpathy","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039276616","display_name":"Sanu Mathew","orcid":"https://orcid.org/0000-0003-1344-7533"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanu Mathew","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100426841","display_name":"Jiangtao Li","orcid":"https://orcid.org/0009-0005-8371-9508"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiangtao Li","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Security and Privacy Research, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Security and Privacy Research, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058742837","display_name":"Patrick Koeberl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Koeberl","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Security and Privacy Research, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Security and Privacy Research, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052106795","display_name":"Mark Anders","orcid":"https://orcid.org/0000-0001-5748-8420"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Anders","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070239387","display_name":"Himanshu Kaul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Himanshu Kaul","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090166397","display_name":"Gregory Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gregory Chen","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Agarwal","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109340111","display_name":"Steven Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Hsu","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074107306","display_name":"Ram Krishnamurthy","orcid":"https://orcid.org/0000-0002-2428-7099"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishnamurthy","raw_affiliation_strings":["Security and Privacy Research, Intel Corporation, Hillsboro, OR","Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA"],"affiliations":[{"raw_affiliation_string":"Security and Privacy Research, Intel Corporation, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Circuits Research Lab, Intel Labs, Intel Corporation, Hillsboro, OR 97124, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5075692568"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.1453,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.87182899,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"239","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6706689596176147},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6155783534049988},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5416318774223328},{"id":"https://openalex.org/keywords/masking","display_name":"Masking (illustration)","score":0.513652503490448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4845272898674011},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.47551876306533813},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46327492594718933},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44596612453460693},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.44185057282447815},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4254749119281769},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.41731858253479004},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.38221079111099243},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24451270699501038},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.2151353657245636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20030581951141357},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15299323201179504},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09701946377754211}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6706689596176147},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6155783534049988},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5416318774223328},{"id":"https://openalex.org/C2777402240","wikidata":"https://www.wikidata.org/wiki/Q6783436","display_name":"Masking (illustration)","level":2,"score":0.513652503490448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4845272898674011},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.47551876306533813},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46327492594718933},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44596612453460693},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.44185057282447815},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4254749119281769},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.41731858253479004},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.38221079111099243},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24451270699501038},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2151353657245636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20030581951141357},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15299323201179504},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09701946377754211},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2014.6942066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1981555606","https://openalex.org/W2001067488","https://openalex.org/W2053877171","https://openalex.org/W2057279554","https://openalex.org/W2072607061","https://openalex.org/W2094192676","https://openalex.org/W2095526927","https://openalex.org/W2117322103","https://openalex.org/W2130351941","https://openalex.org/W2134267281","https://openalex.org/W2151715374","https://openalex.org/W2581706614","https://openalex.org/W6645626494","https://openalex.org/W6679357471"],"related_works":["https://openalex.org/W2166888501","https://openalex.org/W2106996997","https://openalex.org/W2053325738","https://openalex.org/W1936891079","https://openalex.org/W2020066646","https://openalex.org/W2154509298","https://openalex.org/W2904084591","https://openalex.org/W2061506901","https://openalex.org/W4241204756","https://openalex.org/W2442540218"],"abstract_inverted_index":{"A":[0],"250K":[1],"probing-resilient":[2],"PUF":[3,25,41,65],"array":[4],"with":[5,27,43,68],"measured":[6],"2GHz":[7],"operation":[8],"and":[9,31],"total":[10],"energy":[11],"consumption":[12],"of":[13,39,62,71],"13fJ/bit":[14],"at":[15],"0.9V,":[16],"25\u00b0C":[17],"is":[18],"fabricated":[19],"in":[20],"22nm":[21],"tri-gate":[22],"CMOS.":[23],"Hybrid":[24],"circuit":[26],"integrated":[28],"load":[29],"modulation":[30],"run-time":[32],"soft":[33],"dark-bit":[34],"mask":[35],"generation":[36],"enables":[37],"identification":[38],"unstable":[40],"bits":[42],"100%":[44],"accuracy,":[45],"eliminating":[46],"the":[47,63,69],"need":[48],"for":[49],"multiple":[50],"voltage/temperature":[51],"characterization":[52],"while":[53],"also":[54],"reducing":[55],"bit-error":[56],"down":[57],"to":[58,78],"1.94%.":[59],"Transient":[60],"behavior":[61],"hybrid":[64],"cell,":[66],"along":[67],"use":[70],"balanced":[72],"local":[73],"clock":[74],"routing":[75],"improves":[76],"resiliency":[77],"invasive":[79],"power-up":[80],"probing":[81],"attacks":[82],"by":[83],"75%.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}