{"id":"https://openalex.org/W2047671554","doi":"https://doi.org/10.1109/esscirc.2014.6942029","title":"An ultra-low-voltage all-digital PLL for energy harvesting applications","display_name":"An ultra-low-voltage all-digital PLL for energy harvesting applications","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2047671554","doi":"https://doi.org/10.1109/esscirc.2014.6942029","mag":"2047671554"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2014.6942029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023446269","display_name":"Jason Silver","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jason Silver","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, Washington","Department of Electrical Engineering, University of Washington, Seattle, 98195-2350, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, 98195-2350, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070772249","display_name":"Kannan Sankaragomathi","orcid":"https://orcid.org/0000-0001-8930-7081"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kannan Sankaragomathi","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, Washington","Department of Electrical Engineering, University of Washington, Seattle, 98195-2350, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, 98195-2350, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028885069","display_name":"Brian Otis","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Otis","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, Washington","Department of Electrical Engineering, University of Washington, Seattle, 98195-2350, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, Washington","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, 98195-2350, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023446269"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.55494261,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73650997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7364792823791504},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.7315382957458496},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6139609813690186},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5845057964324951},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5652220845222473},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5648487210273743},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5567147135734558},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5081021785736084},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.3946973383426666},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.39318591356277466},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3787913918495178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3328288197517395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.297063946723938},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.18073830008506775}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7364792823791504},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.7315382957458496},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6139609813690186},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5845057964324951},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5652220845222473},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5648487210273743},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5567147135734558},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5081021785736084},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.3946973383426666},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.39318591356277466},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3787913918495178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3328288197517395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.297063946723938},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.18073830008506775}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2014.6942029","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942029","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1986369896","https://openalex.org/W1989043209","https://openalex.org/W2011555494","https://openalex.org/W2028941857","https://openalex.org/W2041777739","https://openalex.org/W2103309731","https://openalex.org/W2110764323","https://openalex.org/W2124815679","https://openalex.org/W2153243385","https://openalex.org/W6682985370"],"related_works":["https://openalex.org/W2185636354","https://openalex.org/W4384129951","https://openalex.org/W2587875672","https://openalex.org/W2284038962","https://openalex.org/W2558159544","https://openalex.org/W1521697648","https://openalex.org/W1971399211","https://openalex.org/W1557347312","https://openalex.org/W2757203672","https://openalex.org/W4200332348"],"abstract_inverted_index":{"A":[0],"2":[1],"GHz":[2],"all-digital":[3],"phase":[4],"locked":[5],"loop":[6],"(ADPLL)":[7],"with":[8,48],"core":[9],"components":[10],"operating":[11],"from":[12,84,95],"a":[13,28,72,78,85,96],"300-mV":[14,86],"supply":[15,87,98],"is":[16,32,43,69],"presented.":[17],"Ultra-low":[18],"voltage":[19],"frequency":[20,60],"division":[21],"and":[22,56,76,93],"phase/frequency":[23],"quantization":[24],"are":[25],"performed":[26],"by":[27],"ring":[29],"oscillator":[30,38],"that":[31],"superharmonically":[33],"injection-locked":[34],"to":[35],"the":[36,58,62],"digitally-controlled":[37],"(DCO).":[39],"An":[40],"injection-locking":[41],"technique":[42],"proposed":[44],"which":[45],"facilitates":[46],"locking":[47],"no":[49],"additional":[50],"active":[51],"devices,":[52],"minimizing":[53],"capacitive":[54],"loading":[55],"maximizing":[57],"oscillation":[59],"of":[61,80],"divider":[63],"at":[64],"low":[65],"voltage.":[66],"The":[67],"ADPLL":[68],"fabricated":[70],"in":[71],"65-nm":[73],"CMOS":[74],"process,":[75],"consumes":[77],"total":[79],"780":[81],"\u03bcW,":[82],"720\u03bcW":[83],"(V":[88,99],"<sub":[89,100],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[90,101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DDL</sub>":[91],")":[92],"60\u03bcW":[94],"600-mV":[97],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DDH</sub>":[102],").":[103]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}