{"id":"https://openalex.org/W2040551019","doi":"https://doi.org/10.1109/esscirc.2014.6942025","title":"A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS","display_name":"A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2040551019","doi":"https://doi.org/10.1109/esscirc.2014.6942025","mag":"2040551019"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2014.6942025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019926237","display_name":"Annachiara Spagnolo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Annachiara Spagnolo","raw_affiliation_strings":["imec-Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"imec-Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059301076","display_name":"Bob Verbruggen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Bob Verbruggen","raw_affiliation_strings":["imec-Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"imec-Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040110283","display_name":"S. D\u2019Amico","orcid":"https://orcid.org/0000-0003-2886-2166"},"institutions":[{"id":"https://openalex.org/I142910587","display_name":"University of Salento","ror":"https://ror.org/03fc1k060","country_code":"IT","type":"education","lineage":["https://openalex.org/I142910587"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano D'Amico","raw_affiliation_strings":["Universita del Salento, Lecce, Puglia, IT"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita del Salento, Lecce, Puglia, IT","institution_ids":["https://openalex.org/I142910587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059069030","display_name":"Piet Wambacq","orcid":"https://orcid.org/0000-0003-4388-7257"},"institutions":[{"id":"https://openalex.org/I13469542","display_name":"Vrije Universiteit Brussel","ror":"https://ror.org/006e5kg04","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]},{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Piet Wambacq","raw_affiliation_strings":["Dept. of Electronics and Informatics (ETRO), Vrije Universiteit Brussel, Brussels, Belgium","imec-Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Informatics (ETRO), Vrije Universiteit Brussel, Brussels, Belgium","institution_ids":["https://openalex.org/I13469542"]},{"raw_affiliation_string":"imec-Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1543,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78046754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8589819669723511},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7275298833847046},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.680645227432251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6035023927688599},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5930325984954834},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5759467482566833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5467343330383301},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5287827253341675},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4292789101600647},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2912062406539917},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20493611693382263},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16173779964447021},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12183991074562073},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06552115082740784}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8589819669723511},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7275298833847046},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.680645227432251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6035023927688599},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5930325984954834},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5759467482566833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5467343330383301},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5287827253341675},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4292789101600647},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2912062406539917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20493611693382263},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16173779964447021},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12183991074562073},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06552115082740784},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/esscirc.2014.6942025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2014.6942025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:vubissmart:VUBISSMART:2000:135794","is_oa":false,"landing_page_url":"https://biblio.vub.ac.be/vubir/a-62mw-7b-35gss-time-interleaved-2stage-pipelined-adc-in-40nm-cmos(bb6fcc85-323e-4f4b-833c-eee06e844378).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306402573","display_name":"VUBIR (Vrije Universiteit Brussel)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13469542","host_organization_name":"Vrije Universiteit Brussel","host_organization_lineage":["https://openalex.org/I13469542"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2003916130","https://openalex.org/W2008952700","https://openalex.org/W2082959719","https://openalex.org/W2103391022","https://openalex.org/W2104823269","https://openalex.org/W2125366431","https://openalex.org/W6675609000","https://openalex.org/W6678636144"],"related_works":["https://openalex.org/W2278942241","https://openalex.org/W2368405386","https://openalex.org/W1977749038","https://openalex.org/W2082979872","https://openalex.org/W1641489184","https://openalex.org/W3004044036","https://openalex.org/W2792167570","https://openalex.org/W2290076986","https://openalex.org/W4206173322","https://openalex.org/W4312326809"],"abstract_inverted_index":{"A":[0],"7b":[1],"time":[2],"interleaved":[3],"hybrid":[4],"ADC":[5,12],"in":[6,84],"40nm":[7],"CMOS":[8],"is":[9,58],"presented.":[10],"The":[11,35,55,72,88],"consists":[13,41],"of":[14,38,42,94],"two":[15],"pipelined":[16],"stages":[17],"and":[18],"combines":[19],"an":[20],"intrinsically":[21],"linear":[22],"SAR":[23,45],"with":[24,52,65],"a":[25,43,48,53,59,91],"fully":[26],"calibrated":[27],"binary":[28,63],"search":[29,64],"architecture":[30],"to":[31,68],"achieve":[32],"energy":[33],"efficiency.":[34],"first":[36,86],"stage":[37,57],"each":[39],"channel":[40],"3b":[44,60],"followed":[46],"by":[47,79],"dynamic":[49],"amplifier":[50,70],"merged":[51],"comparator.":[54],"second":[56],"comparator-based":[61],"asynchronous":[62],"threshold":[66],"calibration":[67,73],"compensate":[69],"nonlinearity.":[71],"references":[74],"are":[75],"generated":[76],"on":[77],"chip":[78],"using":[80],"the":[81,85],"DAC":[82],"embedded":[83],"stage.":[87],"prototype":[89],"achieves":[90],"peak":[92],"SNDR":[93],"38dB":[95],"at":[96],"3.5GS/s":[97],"while":[98],"consuming":[99],"approximately":[100],"6.2mW.":[101]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}