{"id":"https://openalex.org/W2032919259","doi":"https://doi.org/10.1109/esscirc.2013.6649079","title":"An integrated 80-V class-D power output stage with 94% efficiency in a 0.14µm SOI BCD process","display_name":"An integrated 80-V class-D power output stage with 94% efficiency in a 0.14µm SOI BCD process","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2032919259","doi":"https://doi.org/10.1109/esscirc.2013.6649079","mag":"2032919259"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2013.6649079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2013.6649079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/5334929/H._Ma_ESSCIRC_2013.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056371158","display_name":"Haifeng Ma","orcid":"https://orcid.org/0000-0002-4251-9375"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Haifeng Ma","raw_affiliation_strings":["IC Design Group, University of Twente, Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060057637","display_name":"Ronan van der Zee","orcid":"https://orcid.org/0000-0002-2806-6525"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ronan van der Zee","raw_affiliation_strings":["IC Design Group, University of Twente, Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Nauta","raw_affiliation_strings":["IC Design Group, University of Twente, Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.7837719917297363},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.616798996925354},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5024821758270264},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4941911995410919},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4223834276199341},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4170166552066803},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39726799726486206},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36724722385406494},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3357986807823181},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.28767088055610657},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.28218787908554077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2799505591392517},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19563820958137512},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.15808457136154175},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14625969529151917}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.7837719917297363},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.616798996925354},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5024821758270264},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4941911995410919},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4223834276199341},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4170166552066803},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39726799726486206},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36724722385406494},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3357986807823181},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.28767088055610657},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.28218787908554077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2799505591392517},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19563820958137512},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.15808457136154175},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14625969529151917},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/esscirc.2013.6649079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2013.6649079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:publications/2ced46e1-324e-449f-af5a-360f674eaf73","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/2ced46e1-324e-449f-af5a-360f674eaf73","pdf_url":"https://ris.utwente.nl/ws/files/5334929/H._Ma_ESSCIRC_2013.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ma, H, van der Zee, R & Nauta, B 2013, An integrated 80-V class-D power output stage with 94% efficiency in a 0.14\u00b5m SOI BCD process. in Proceedings of the 39th European Solid State Circuits Conference, ESSCIRC 2013. Proceedings European Solid State Circuits Conference, ESSCIRC, vol. 2013, IEEE, Piscataway, NJ, pp. 89-92, 39th European Solid\u2010State Circuits Conference, ESSCIRC 2013, Bucharest, Romania, 16/09/13. https://doi.org/10.1109/ESSCIRC.2013.6649079","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:ris.utwente.nl:publications/2ced46e1-324e-449f-af5a-360f674eaf73","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:publications/2ced46e1-324e-449f-af5a-360f674eaf73","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/2ced46e1-324e-449f-af5a-360f674eaf73","pdf_url":"https://ris.utwente.nl/ws/files/5334929/H._Ma_ESSCIRC_2013.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ma, H, van der Zee, R & Nauta, B 2013, An integrated 80-V class-D power output stage with 94% efficiency in a 0.14\u00b5m SOI BCD process. in Proceedings of the 39th European Solid State Circuits Conference, ESSCIRC 2013. Proceedings European Solid State Circuits Conference, ESSCIRC, vol. 2013, IEEE, Piscataway, NJ, pp. 89-92, 39th European Solid\u2010State Circuits Conference, ESSCIRC 2013, Bucharest, Romania, 16/09/13. https://doi.org/10.1109/ESSCIRC.2013.6649079","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334893","display_name":"Stichting voor de Technische Wetenschappen","ror":"https://ror.org/057tq3593"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2032919259.pdf","grobid_xml":"https://content.openalex.org/works/W2032919259.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W145526318","https://openalex.org/W1972409844","https://openalex.org/W1985184250","https://openalex.org/W1992046422","https://openalex.org/W2061808932","https://openalex.org/W2099944833","https://openalex.org/W2108488487","https://openalex.org/W2124907472"],"related_works":["https://openalex.org/W2104300577","https://openalex.org/W2771786520","https://openalex.org/W2810180604","https://openalex.org/W2944964251","https://openalex.org/W2012754971","https://openalex.org/W44660823","https://openalex.org/W2034653092","https://openalex.org/W2168200057","https://openalex.org/W2027381561","https://openalex.org/W2115579119"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5,13,55],"highly-efficient":[6],"80V":[7],"class-D":[8],"power":[9],"stage":[10],"design":[11],"in":[12,59],"0.14\u03bcm":[14],"SOI-based":[15],"BCD":[16],"process.":[17],"Immunity":[18],"to":[19],"the":[20,35,60],"on-chip":[21],"supply":[22],"bounce":[23],"is":[24],"realized":[25,61],"by":[26],"internally":[27],"regulated":[28],"floating":[29],"supplies,":[30],"variable":[31],"driving":[32],"strength":[33],"for":[34],"gate":[36],"driver,":[37],"and":[38,48],"an":[39],"efficient":[40],"2-step":[41],"level":[42],"shifter":[43],"design.":[44],"Fast":[45],"switching":[46,50],"transition":[47],"minimized":[49],"loss":[51],"are":[52],"achieved":[53],"with":[54],"94%":[56],"peak":[57],"efficiency":[58],"chip.":[62]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2016-06-24T00:00:00"}