{"id":"https://openalex.org/W2008451073","doi":"https://doi.org/10.1109/esscirc.2012.6341360","title":"A 6.5 GHz Arbitrary Digital Waveform Generator","display_name":"A 6.5 GHz Arbitrary Digital Waveform Generator","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2008451073","doi":"https://doi.org/10.1109/esscirc.2012.6341360","mag":"2008451073"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2012.6341360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2012.6341360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080199002","display_name":"Frank Leong","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Frank Leong","raw_affiliation_strings":["NXP Semiconductors Research, Eindhoven, Netherlands","[NXP Semiconductors, Eindhoven, The Netherlands.]"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors, Eindhoven, The Netherlands.]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111122872","display_name":"Robert J. Rutten","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Robert Rutten","raw_affiliation_strings":["NXP Semiconductors Research, Eindhoven, Netherlands","[NXP Semiconductors, Eindhoven, The Netherlands.]"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors, Eindhoven, The Netherlands.]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003575936","display_name":"Nenad D. Pavlovi\u0107","orcid":"https://orcid.org/0000-0002-8438-7606"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nenad Pavlovic","raw_affiliation_strings":["NXP Semiconductors Research, Eindhoven, Netherlands","[NXP Semiconductors, Eindhoven, The Netherlands.]"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors, Eindhoven, The Netherlands.]","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002532111","display_name":"Amine Mounaim","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Amine Mounaim","raw_affiliation_strings":["NXP Semiconductors Research, Eindhoven, Netherlands","[NXP Semiconductors, Eindhoven, The Netherlands.]"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"[NXP Semiconductors, Eindhoven, The Netherlands.]","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5080199002"],"corresponding_institution_ids":["https://openalex.org/I109147379"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57861908,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"41","issue":null,"first_page":"482","last_page":"485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.7089260816574097},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7021464705467224},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.617529034614563},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6108679175376892},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6071045994758606},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5543038845062256},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5453999042510986},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.5230836868286133},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5217902660369873},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4546142816543579},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4475206732749939},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.44594258069992065},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3702741265296936},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3370019197463989},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.29221487045288086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23928460478782654},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1913055181503296},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17469805479049683},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.10224497318267822}],"concepts":[{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.7089260816574097},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7021464705467224},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.617529034614563},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6108679175376892},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6071045994758606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5543038845062256},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5453999042510986},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.5230836868286133},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5217902660369873},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4546142816543579},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4475206732749939},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.44594258069992065},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3702741265296936},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3370019197463989},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.29221487045288086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23928460478782654},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1913055181503296},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17469805479049683},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.10224497318267822},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2012.6341360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2012.6341360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1503256754","https://openalex.org/W1506133439","https://openalex.org/W2025857979","https://openalex.org/W2075310429","https://openalex.org/W2104924496","https://openalex.org/W2121878622","https://openalex.org/W4234368526"],"related_works":["https://openalex.org/W2128340898","https://openalex.org/W3128433826","https://openalex.org/W2168529281","https://openalex.org/W978543704","https://openalex.org/W2378673986","https://openalex.org/W2371180536","https://openalex.org/W2387706796","https://openalex.org/W2391206061","https://openalex.org/W2385502811","https://openalex.org/W2886586752"],"abstract_inverted_index":{"An":[0,23],"Arbitrary":[1],"Digital":[2],"Waveform":[3],"Generator":[4],"is":[5,39,96],"presented,":[6],"capable":[7],"of":[8,32,65],"producing":[9],"any":[10],"32-bit":[11],"or":[12],"shorter":[13],"output":[14,75],"sequence":[15],"on":[16],"the":[17,33],"input":[18,62],"clock":[19,63],"half-period":[20],"timing":[21],"grid.":[22],"extension":[24],"module":[25],"allows":[26],"additional":[27],"outputs":[28],"with":[29,71],"time-shifted":[30],"versions":[31],"first":[34],"output.":[35],"The":[36,47,88],"modular":[37],"concept":[38],"demonstrated":[40],"driving":[41],"a":[42,72],"passive":[43],"25%":[44],"duty-cycle":[45],"mixer.":[46],"packaged":[48],"prototype,":[49],"fabricated":[50],"in":[51],"65-nm":[52],"baseline":[53],"CMOS,":[54],"achieves":[55],"calibration-free":[56],"operation":[57],"up":[58],"to":[59],"an":[60],"unprecedented":[61],"speed":[64],"6.5":[66],"GHz,":[67],"consumes":[68],"12":[69],"mA":[70,78],"single":[73],"differential":[74],"and":[76],"18":[77],"as":[79],"multiphase":[80],"mixer":[81],"driver,":[82],"both":[83],"from":[84],"1.2":[85],"V":[86],"supplies.":[87],"combined":[89],"chip":[90],"area,":[91],"including":[92],"all":[93],"required":[94],"logic,":[95],"0.023":[97],"mm":[98],"<sup":[99],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[100],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[101],".":[102]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}