{"id":"https://openalex.org/W2048949011","doi":"https://doi.org/10.1109/esscirc.2012.6341358","title":"Variation-resilient sub-threshold circuit solutions for ultra-low-power Digital Signal Processors with 10MHz clock frequency","display_name":"Variation-resilient sub-threshold circuit solutions for ultra-low-power Digital Signal Processors with 10MHz clock frequency","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2048949011","doi":"https://doi.org/10.1109/esscirc.2012.6341358","mag":"2048949011"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2012.6341358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2012.6341358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://lirias.kuleuven.be/handle/123456789/358337","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029848721","display_name":"Nele Reynders","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Nele Reynders","raw_affiliation_strings":["ESAT-MICAS, Katholieke Universiteit Leuven, Heverlee, Belgium","Katholieke Universiteit Leuven, ESAT-MICAS, Kasteelpark Arenberg 10, B-3001 Heverlee - Belgium"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, Katholieke Universiteit Leuven, Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT-MICAS, Kasteelpark Arenberg 10, B-3001 Heverlee - Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076274517","display_name":"Wim Dehaene","orcid":"https://orcid.org/0000-0002-6792-7965"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Wim Dehaene","raw_affiliation_strings":["ESAT-MICAS, Katholieke Universiteit Leuven, Heverlee, Belgium","Katholieke Universiteit Leuven, ESAT-MICAS, Kasteelpark Arenberg 10, B-3001 Heverlee - Belgium"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, Katholieke Universiteit Leuven, Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Katholieke Universiteit Leuven, ESAT-MICAS, Kasteelpark Arenberg 10, B-3001 Heverlee - Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029848721"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":2.455,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89696006,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":null,"first_page":"474","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.6919357776641846},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5991038084030151},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5652047395706177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5616247653961182},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5591428875923157},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.532707154750824},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.520287811756134},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.47870635986328125},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.44964468479156494},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42128047347068787},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4149995744228363},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34539955854415894},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33044272661209106},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31771421432495117},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2611790895462036},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2603071928024292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2521904706954956},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12916475534439087},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0849590003490448}],"concepts":[{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.6919357776641846},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5991038084030151},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5652047395706177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5616247653961182},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5591428875923157},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.532707154750824},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.520287811756134},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.47870635986328125},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.44964468479156494},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42128047347068787},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4149995744228363},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34539955854415894},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33044272661209106},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31771421432495117},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2611790895462036},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2603071928024292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2521904706954956},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12916475534439087},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0849590003490448},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/esscirc.2012.6341358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2012.6341358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:123456789/358337","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/123456789/358337","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"IEEE European Solid-State Circuits Conference (ESSCIRC), Bordeaux, France, 17-21 September 2012","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:lirias2repo.kuleuven.be:123456789/358337","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/123456789/358337","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"IEEE European Solid-State Circuits Conference (ESSCIRC), Bordeaux, France, 17-21 September 2012","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1527842632","https://openalex.org/W2055787130","https://openalex.org/W2138911811","https://openalex.org/W2162250277","https://openalex.org/W6631618344","https://openalex.org/W6680643836"],"related_works":["https://openalex.org/W2886813482","https://openalex.org/W2139145693","https://openalex.org/W173185306","https://openalex.org/W2165818487","https://openalex.org/W57356687","https://openalex.org/W2584544613","https://openalex.org/W3127857378","https://openalex.org/W2125546921","https://openalex.org/W2048949011","https://openalex.org/W2519532192"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,16,26,43,54,60,81,86],"variation-resilient,":[4],"complete":[5],"design":[6],"strategy":[7,38],"for":[8],"sub-threshold":[9],"Digital":[10],"Signal":[11],"Processors":[12],"(DSP)":[13],"based":[14],"on":[15],"novel":[17],"combination":[18],"of":[19,24,56,63,76,83],"circuit":[20],"and":[21,65,85],"microarchitectural":[22],"techniques":[23],"which":[25,50],"new":[27],"differential":[28],"Transmission":[29],"Gate":[30],"logic":[31],"family":[32],"is":[33,39],"the":[34],"most":[35],"prominent.":[36],"The":[37],"successfully":[40],"validated":[41],"by":[42],"16bit,":[44],"90nm":[45],"CMOS":[46],"Multiply-Accumulate":[47],"(MAC)":[48],"unit":[49],"operates":[51],"down":[52],"to":[53],"supply":[55,82],"150":[57],"mV":[58],"at":[59,80],"clock":[61],"frequency":[62],"5MHz":[64],"0.96":[66],"pJ":[67,78],"energy":[68,73],"consumption":[69],"per":[70,74],"operation.":[71],"Minimum":[72],"operation":[75],"0.87":[77],"occurs":[79],"190mV":[84],"10MHz":[87],"clock.":[88]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}