{"id":"https://openalex.org/W2162030183","doi":"https://doi.org/10.1109/esscirc.2011.6044899","title":"A level shifter with logic error correction circuit for extremely low-voltage digital CMOS LSIs","display_name":"A level shifter with logic error correction circuit for extremely low-voltage digital CMOS LSIs","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2162030183","doi":"https://doi.org/10.1109/esscirc.2011.6044899","mag":"2162030183"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2011.6044899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2011.6044899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024794686","display_name":"Yuji Osaki","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuji Osaki","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101737932","display_name":"Tetsuya Hirose","orcid":"https://orcid.org/0000-0003-1997-5097"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Hirose","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089221161","display_name":"Nobutaka Kuroki","orcid":"https://orcid.org/0000-0002-8288-0747"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobutaka Kuroki","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070530869","display_name":"Masahiro Numa","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Numa","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6218,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85853305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"199","last_page":"202"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.8421346545219421},{"id":"https://openalex.org/keywords/diode-or-circuit","display_name":"Diode-or circuit","score":0.6890352964401245},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.542249321937561},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5368253588676453},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.529916524887085},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5203073024749756},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5036465525627136},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48480358719825745},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4781004786491394},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.45593422651290894},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.4363548755645752},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.43128567934036255},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4227573573589325},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.39527207612991333},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3334786295890808},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28884077072143555},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.22408050298690796},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.12000557780265808},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07399719953536987}],"concepts":[{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.8421346545219421},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.6890352964401245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.542249321937561},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5368253588676453},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.529916524887085},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5203073024749756},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5036465525627136},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48480358719825745},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4781004786491394},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.45593422651290894},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.4363548755645752},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.43128567934036255},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4227573573589325},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.39527207612991333},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3334786295890808},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28884077072143555},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.22408050298690796},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.12000557780265808},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07399719953536987}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2011.6044899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2011.6044899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W653285986","https://openalex.org/W1895430418","https://openalex.org/W2010584915","https://openalex.org/W2109560059","https://openalex.org/W2140823559","https://openalex.org/W2150601509","https://openalex.org/W2152583886","https://openalex.org/W2175322436","https://openalex.org/W6676611967"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W4229490312","https://openalex.org/W2160587789","https://openalex.org/W2162030183","https://openalex.org/W2174973939","https://openalex.org/W2166588248","https://openalex.org/W1967453461","https://openalex.org/W1577637691","https://openalex.org/W3215411922","https://openalex.org/W2742579239"],"abstract_inverted_index":{"A":[0],"level":[1],"shifter":[2],"circuit":[3,15,28,38,51,71],"capable":[4],"of":[5,77],"extremely":[6],"low-voltage":[7,41,74],"inputs":[8],"is":[9],"presented":[10],"in":[11,20],"this":[12],"paper.":[13],"The":[14,36,50,85],"has":[16],"a":[17],"distinctive":[18],"feature":[19],"current":[21,59],"generation":[22],"scheme":[23],"with":[24],"logic":[25,34],"error":[26],"correction":[27],"by":[29],"detecting":[30],"input":[31,42,63,75,95],"and":[32,93],"output":[33,47,83],"levels.":[35],"proposed":[37],"can":[39,72],"convert":[40,73],"digital":[43,48],"signals":[44,64,76],"into":[45,80],"high-voltage":[46],"signals.":[49,84],"achieves":[52],"low-power":[53],"operation":[54],"because":[55],"it":[56],"dissipates":[57],"operating":[58],"only":[60],"when":[61],"the":[62,70],"change.":[65],"Measurement":[66],"results":[67],"demonstrated":[68],"that":[69],"0.4":[78],"V":[79,82],"3":[81],"power":[86],"dissipation":[87],"was":[88],"58":[89],"nW":[90],"at":[91],"0.4-V":[92],"10-kHz":[94],"pulse.":[96]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}