{"id":"https://openalex.org/W2071981523","doi":"https://doi.org/10.1109/esscirc.2010.5619721","title":"A 11.1-bit ENOB 50-MS/s pipelined A/D converter in 130-nm CMOS without S/H front end","display_name":"A 11.1-bit ENOB 50-MS/s pipelined A/D converter in 130-nm CMOS without S/H front end","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2071981523","doi":"https://doi.org/10.1109/esscirc.2010.5619721","mag":"2071981523"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2010.5619721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2010.5619721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Proceedings of ESSCIRC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059263528","display_name":"J\u00fcrg Treichler","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Jurg Treichler","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","Integrated Systems Laboratory, ETH Zurich, 8092 Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, 8092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111442846","display_name":"Qiuting Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Qiuting Huang","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","Integrated Systems Laboratory, ETH Zurich, 8092 Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, 8092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059263528"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.4223,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66909846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"374","last_page":"377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.9228220582008362},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.812872052192688},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6976895928382874},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5955531597137451},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5536405444145203},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5224246382713318},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.512932300567627},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5108482241630554},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4784112870693207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47478148341178894},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.47406166791915894},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.47190505266189575},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.46781444549560547},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.46187305450439453},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.45995843410491943},{"id":"https://openalex.org/keywords/nyquist-rate","display_name":"Nyquist rate","score":0.44686877727508545},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4449705481529236},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44455063343048096},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.43034467101097107},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.41999268531799316},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2560836672782898},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22594156861305237},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20243608951568604},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.09257900714874268}],"concepts":[{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.9228220582008362},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.812872052192688},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6976895928382874},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5955531597137451},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5536405444145203},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5224246382713318},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.512932300567627},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5108482241630554},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4784112870693207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47478148341178894},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.47406166791915894},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.47190505266189575},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.46781444549560547},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.46187305450439453},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.45995843410491943},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.44686877727508545},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4449705481529236},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44455063343048096},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.43034467101097107},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.41999268531799316},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2560836672782898},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22594156861305237},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20243608951568604},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.09257900714874268},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2010.5619721","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2010.5619721","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Proceedings of ESSCIRC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2073140918","https://openalex.org/W2082487225","https://openalex.org/W2099432139","https://openalex.org/W2140558077","https://openalex.org/W2171700275","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2350484649","https://openalex.org/W2076314239","https://openalex.org/W4387844938","https://openalex.org/W4386387962","https://openalex.org/W2005370703","https://openalex.org/W1989342538","https://openalex.org/W1995206567","https://openalex.org/W2071981523","https://openalex.org/W2112477993","https://openalex.org/W2106637031"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,63,81,87,90,108,117],"implementation":[4],"of":[5,17,23,38,45,53,89],"a":[6,14,31,35,42,69,94,112],"14-bit":[7],"pipelined":[8],"analog-to-digital":[9],"converter":[10],"(ADC)":[11],"operating":[12],"at":[13,26],"sampling":[15,118],"frequency":[16],"50MS/s":[18],"with":[19,34,62,105],"an":[20],"effective":[21],"resolution":[22],"11.1":[24],"bit":[25],"Nyquist":[27],"rate,":[28],"fabricated":[29],"in":[30,80],"130-nm":[32],"technology":[33],"supply":[36],"voltage":[37],"1.2":[39],"volts":[40],"and":[41,60,73,93],"power":[43],"consumption":[44],"less":[46],"than":[47],"110":[48],"mW.":[49],"The":[50],"ADC":[51],"consists":[52],"differently":[54],"scaled":[55],"1.5-bit":[56],"pipeline":[57],"stages":[58],"only":[59],"dispenses":[61],"sample-and-hold":[64],"(S/H)":[65],"front-end":[66],"circuit.":[67],"While":[68],"calibration":[70],"algorithm":[71],"measures":[72],"digitally":[74],"compensates":[75],"for":[76],"possible":[77],"capacitor":[78],"mismatch":[79],"foremost":[82],"stages,":[83],"self-calibrating":[84,95],"comparators":[85],"improve":[86],"accuracy":[88],"initial":[91],"stage,":[92],"delay":[96],"line":[97],"creates":[98],"additional":[99],"clock":[100,110],"edges":[101],"that":[102],"are":[103],"delayed":[104],"respect":[106],"to":[107,116],"master":[109],"by":[111],"time":[113],"lag":[114],"proportional":[115],"period.":[119]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}