{"id":"https://openalex.org/W2031342191","doi":"https://doi.org/10.1109/esscirc.2010.5619716","title":"0.5-V, 150-MHz, bulk-CMOS SRAM with suspended bit-line read scheme","display_name":"0.5-V, 150-MHz, bulk-CMOS SRAM with suspended bit-line read scheme","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2031342191","doi":"https://doi.org/10.1109/esscirc.2010.5619716","mag":"2031342191"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2010.5619716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2010.5619716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Proceedings of ESSCIRC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100993955","display_name":"Toshikazu Suzuki","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Toshikazu Suzuki","raw_affiliation_strings":["Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan"],"affiliations":[{"raw_affiliation_string":"Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040997570","display_name":"Shinichi Moriwaki","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shinichi Moriwaki","raw_affiliation_strings":["Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan"],"affiliations":[{"raw_affiliation_string":"Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080211932","display_name":"Atsushi Kawasumi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Atsushi Kawasumi","raw_affiliation_strings":["Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan"],"affiliations":[{"raw_affiliation_string":"Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103578844","display_name":"Shinji Miyano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shinji Miyano","raw_affiliation_strings":["Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan"],"affiliations":[{"raw_affiliation_string":"Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008563407","display_name":"Hirofumi Shinohara","orcid":"https://orcid.org/0000-0001-5589-8397"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hirofumi Shinohara","raw_affiliation_strings":["Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan"],"affiliations":[{"raw_affiliation_string":"Extremely Low Power Research and Development Department, Semiconductor Technology Academic Research Center, Meguro, Tokyo, Japan","institution_ids":[]},{"raw_affiliation_string":"Extremely Low Power R&D Department, Semiconductor Technology Academic Research Center, 4-6-1 Komaba, Meguro-ku, Tokyo 153-8505, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5100993955"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0205,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87213309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"354","last_page":"357"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8928672075271606},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7991938591003418},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5974069833755493},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4792996942996979},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.47912904620170593},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46763089299201965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4667867422103882},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4234771132469177},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41980984807014465},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24141955375671387},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2127901315689087}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8928672075271606},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7991938591003418},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5974069833755493},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4792996942996979},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.47912904620170593},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46763089299201965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4667867422103882},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4234771132469177},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41980984807014465},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24141955375671387},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2127901315689087}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2010.5619716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2010.5619716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 Proceedings of ESSCIRC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1753784006","https://openalex.org/W2003644260","https://openalex.org/W2009511314","https://openalex.org/W2012133071","https://openalex.org/W2017195664","https://openalex.org/W2031948068","https://openalex.org/W2043461549","https://openalex.org/W2122435992","https://openalex.org/W2122945703","https://openalex.org/W2127290348","https://openalex.org/W2158267481","https://openalex.org/W2788135238"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W3211992815","https://openalex.org/W179354024"],"abstract_inverted_index":{"A":[0,17,103],"low-voltage":[1],"high-speed":[2],"bulk-CMOS":[3,155,193],"SRAM":[4,42,59,74,150,183],"that":[5],"operates":[6],"over":[7],"100MHz":[8],"at":[9,87,161],"0.5V,":[10],"for":[11,132],"the":[12,30,39,44,57,71,84,98,113,120,124,178],"first":[13],"time,":[14],"is":[15,109,128],"proposed.":[16],"novel":[18],"8-transistor":[19],"(8T)":[20],"memory":[21],"cell":[22,54,136],"with":[23,47,70,97,137,177],"a":[24,48,64,133,138,152],"complementary":[25],"read":[26,31,50,81,106,114],"port":[27,51],"(C-RP)":[28],"improves":[29],"speed":[32],"by":[33,91,174],"enabling":[34],"differential":[35],"bit-line":[36,105],"sensing,":[37],"while":[38],"conventional":[40,72,99,139,179],"8T":[41,101,135,181],"drives":[43],"bit":[45],"line":[46],"single":[49,163],"(S-RP).":[52],"The":[53,80,144,169],"layout":[55],"of":[56,147],"C-RP":[58,134],"has":[60],"point":[61],"symmetry":[62],"and":[63,83,93,191],"small":[65],"area":[66],"overhead":[67],"(1.4x)":[68],"compared":[69,96,176],"6T":[73],"cell,":[75],"without":[76,165],"any":[77,166],"additional":[78],"layers.":[79],"delay":[82,85],"variation":[86],"0.5V":[88],"were":[89],"reduced":[90,173],"52%":[92],"54%,":[94],"respectively,":[95],"S-RP":[100,180],"cell.":[102],"suspended":[104],"(SBLR)":[107],"scheme":[108],"also":[110],"applied":[111],"to":[112,118],"circuit":[115],"in":[116,151,186],"order":[117],"eliminate":[119],"leakage":[121],"current":[122],"from":[123],"unselected":[125],"cells,":[126],"which":[127],"an":[129],"inevitable":[130],"issue":[131],"voltage":[140],"sense":[141],"amplifier":[142],"(VSA).":[143],"simulated":[145],"results":[146],"1":[148],"Kbit":[149],"65-nm":[153,190],"standard":[154],"technology":[156],"demonstrated":[157],"150-MHz":[158],"operating":[159],"frequency":[160],"0.5-V":[162],"Vdd":[164],"assist":[167],"techniques.":[168],"power-delay":[170],"product":[171],"was":[172,184],"64%":[175],"This":[182],"implemented":[185],"test":[187],"chips":[188],"using":[189],"40-nm":[192],"technologies.":[194]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}