{"id":"https://openalex.org/W1972589436","doi":"https://doi.org/10.1109/esscirc.2009.5326000","title":"Low-jitter fractional spread-spectrum clock generator using fast-settling dual charge-pump technique for Serial-ATA application","display_name":"Low-jitter fractional spread-spectrum clock generator using fast-settling dual charge-pump technique for Serial-ATA application","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W1972589436","doi":"https://doi.org/10.1109/esscirc.2009.5326000","mag":"1972589436"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2009.5326000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2009.5326000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Proceedings of ESSCIRC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108673705","display_name":"Takashi Kawamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Kawamoto","raw_affiliation_strings":["Hitachi Central Research Laboratory Limited, Kokubunji, Tokyo, Japan","Hitachi Central Research Laboratory 1-280, Higashi-Koigakubo Kokubunji-shi, Tokyo 185-8601 Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hitachi Central Research Laboratory Limited, Kokubunji, Tokyo, Japan","institution_ids":["https://openalex.org/I65143321"]},{"raw_affiliation_string":"Hitachi Central Research Laboratory 1-280, Higashi-Koigakubo Kokubunji-shi, Tokyo 185-8601 Japan","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112434815","display_name":"Takahashi Tomoaki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoaki Takahashi","raw_affiliation_strings":["Renesas Technology Corporation, Hyogo, Japan","Renesas Technology, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technology, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047457940","display_name":"Shigeyuki Suzuki","orcid":"https://orcid.org/0000-0002-5019-1111"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shigeyuki Suzuki","raw_affiliation_strings":["Renesas Technology Corporation, Hyogo, Japan","Renesas Technology, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technology, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002038948","display_name":"Takayuki Noto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayuki Noto","raw_affiliation_strings":["Renesas Technology Corporation, Hyogo, Japan","Renesas Technology, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technology, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076944205","display_name":"Katsushi Asahina","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Katsushi Asahina","raw_affiliation_strings":["Renesas Technology Corporation, Hyogo, Japan","Renesas Technology, Hyogo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Technology, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3052,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60458734,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"380","last_page":"383"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8953980207443237},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6874194145202637},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6832671761512756},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5412594079971313},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49904417991638184},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4717883765697479},{"id":"https://openalex.org/keywords/settling","display_name":"Settling","score":0.4712693393230438},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4110293686389923},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39879417419433594},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.37312981486320496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2622148096561432},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13924098014831543}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8953980207443237},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6874194145202637},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6832671761512756},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5412594079971313},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49904417991638184},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4717883765697479},{"id":"https://openalex.org/C173209714","wikidata":"https://www.wikidata.org/wiki/Q923906","display_name":"Settling","level":2,"score":0.4712693393230438},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4110293686389923},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39879417419433594},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37312981486320496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2622148096561432},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13924098014831543},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2009.5326000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2009.5326000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 Proceedings of ESSCIRC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2000068870","https://openalex.org/W2107200601","https://openalex.org/W2149676203","https://openalex.org/W2160071145","https://openalex.org/W3140417716","https://openalex.org/W6683398835"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2301158783","https://openalex.org/W2087757064","https://openalex.org/W2080005519","https://openalex.org/W2124144567","https://openalex.org/W2369998856","https://openalex.org/W2904837305","https://openalex.org/W2124728021","https://openalex.org/W2133120878"],"abstract_inverted_index":{"A":[0,49],"low-jitter":[1],"fractional":[2],"spread-spectrum":[3],"clock":[4],"generator":[5],"(SSCG)":[6],"by":[7,38],"utilizing":[8],"a":[9,31,80,94],"fast-settling":[10,24],"dual":[11,25],"charge-pump":[12],"(CP)":[13],"technique":[14,27],"has":[15],"been":[16],"developed":[17],"for":[18,73],"Serial-ATA":[19],"(SATA)":[20],"applications.":[21],"The":[22,70,85,99,118,128],"proposed":[23,71],"CP":[26,41],"not":[28],"only":[29],"reduced":[30],"design":[32,64,129],"area":[33,130],"but":[34],"also":[35],"shortened":[36],"settling-time":[37,86],"controlling":[39],"the":[40,63,132],"operation":[42],"sequence":[43],"in":[44,79,105],"an":[45],"SSCG":[46,60,72],"settling":[47],"period.":[48],"multi-modulus":[50],"divider":[51],"using":[52],"differential":[53],"dynamic":[54],"flip-flops":[55],"was":[56,77,87,125],"applied":[57],"to":[58,61],"our":[59],"reduce":[62],"area,":[65],"power":[66,133],"consumption,":[67],"and":[68,102,114,131,143],"jitter.":[69],"SATA":[74,123],"generation":[75],"I":[76],"fabricated":[78],"0.13":[81],"mum":[82,139],"CMOS":[83],"process.":[84],"3.91":[88],"mus":[89],"faster":[90],"than":[91],"that":[92,121],"of":[93],"conventional":[95],"SSCG,":[96],"8.11":[97],"mus.":[98],"random":[100],"jitter":[101,104],"total":[103],"250":[106],"cycles":[107],"at":[108],"1.5":[109],"GHz":[110],"were":[111,135],"2.7":[112],"psrms":[113],"3.3":[115],"psrms,":[116],"respectively.":[117,146],"EMI":[119],"reduction":[120],"meets":[122],"specification":[124],"10.0":[126],"dB.":[127],"consumption":[134],"300":[136],"times":[137],"700":[138],"<sup":[140],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[141],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[142],"18":[144],"mW,":[145]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}