{"id":"https://openalex.org/W2011235215","doi":"https://doi.org/10.1109/esscirc.2008.4681819","title":"A robust 1.5Gb/s + 3Gb/s serial PHY with feed-forward correction clock and data recovery","display_name":"A robust 1.5Gb/s + 3Gb/s serial PHY with feed-forward correction clock and data recovery","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2011235215","doi":"https://doi.org/10.1109/esscirc.2008.4681819","mag":"2011235215"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2008.4681819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113522594","display_name":"W. Redman-White","orcid":null},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Redman-White","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK","University of Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]},{"raw_affiliation_string":"University of Southampton, UK","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033181676","display_name":"Martin Bugbee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Bugbee","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057520440","display_name":"S. Dobbs","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Dobbs","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006180826","display_name":"Xu Wu","orcid":"https://orcid.org/0000-0002-6677-424X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"X. Wu","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023066194","display_name":"Richard Balmford","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Balmford","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047544031","display_name":"Jonah Nuttgens","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Nuttgens","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031624044","display_name":"U. Kiani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"U. Kiani","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049866444","display_name":"R. Clegg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Clegg","raw_affiliation_strings":["NXP Semiconductors Research, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Southampton, UK","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069433605","display_name":"Gerrit W. den Besten","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"G. W. den Besten","raw_affiliation_strings":["NXP Semiconductors Research, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Research, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I109147379"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"170","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8659802079200745},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.8469119668006897},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7532060146331787},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7344015836715698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6206737160682678},{"id":"https://openalex.org/keywords/phy","display_name":"PHY","score":0.5481699705123901},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.4948996901512146},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.48692238330841064},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.44192206859588623},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.4403783082962036},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3777594566345215},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3172930181026459},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19031751155853271},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14043840765953064},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13047027587890625}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8659802079200745},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.8469119668006897},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7532060146331787},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7344015836715698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6206737160682678},{"id":"https://openalex.org/C41918916","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"PHY","level":4,"score":0.5481699705123901},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.4948996901512146},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.48692238330841064},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.44192206859588623},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.4403783082962036},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3777594566345215},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3172930181026459},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19031751155853271},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14043840765953064},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13047027587890625},{"id":"https://openalex.org/C19247436","wikidata":"https://www.wikidata.org/wiki/Q192727","display_name":"Physical layer","level":3,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/esscirc.2008.4681819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.ucl.ac.uk.OAI2:1562984","is_oa":false,"landing_page_url":"http://discovery.ucl.ac.uk/1562984/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400024","display_name":"UCL Discovery (University College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45129253","host_organization_name":"University College London","host_organization_lineage":["https://openalex.org/I45129253"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"In: (pp. pp. 170-173). (2008)","raw_type":"Proceedings paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6600000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2343605460","https://openalex.org/W2218086155","https://openalex.org/W4310608679","https://openalex.org/W2167594209","https://openalex.org/W3081098926","https://openalex.org/W1491025498","https://openalex.org/W3135664810","https://openalex.org/W2147048822","https://openalex.org/W2133619457","https://openalex.org/W2011235215"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,53],"1.5":[4],"Gb/s":[5,8],"and":[6,16,31,46,52,83],"3":[7],"serial":[9],"PHY":[10],"architecture":[11],"aimed":[12],"at":[13],"robust":[14],"operation":[15],"ease":[17],"of":[18,25],"porting":[19],"to":[20],"smaller":[21],"technologies.":[22],"A":[23,38],"minimum":[24],"precision":[26],"analogue":[27,62],"functions":[28,34],"are":[29],"used,":[30],"all":[32],"digital":[33],"use":[35],"rail-to-rail":[36],"CMOS.":[37],"single":[39],"fixed":[40],"low-jitter":[41],"PLL":[42],"serves":[43],"the":[44,58,61,68],"transmit":[45],"receive":[47],"paths":[48],"in":[49,79],"both":[50],"modes,":[51],"new":[54],"oversampling":[55],"CDR":[56],"relaxes":[57],"requirements":[59],"for":[60,67],"front-end":[63],"as":[64,66],"well":[65],"signal":[69],"quality.":[70],"The":[71],"design":[72],"occupies":[73],"<0.4":[74],"mm":[75],"<sup":[76],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[77],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[78],"90":[80],"nm":[81],"CMOS":[82],"consumes":[84],"75":[85],"mW.":[86]},"counts_by_year":[],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}