{"id":"https://openalex.org/W2167343637","doi":"https://doi.org/10.1109/esscirc.2008.4681790","title":"Area/yield trade-offs in scaled CMOS SRAM cell","display_name":"Area/yield trade-offs in scaled CMOS SRAM cell","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2167343637","doi":"https://doi.org/10.1109/esscirc.2008.4681790","mag":"2167343637"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2008.4681790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110928954","display_name":"Vasudha Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Vasudha Gupta","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112829693","display_name":"Mohab Anis","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohab Anis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110928954"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17376024,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"54","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8546416759490967},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.647249698638916},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6380867958068848},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.6134061813354492},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.6038293838500977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5450355410575867},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5195969939231873},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5040713548660278},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4405056834220886},{"id":"https://openalex.org/keywords/cell-size","display_name":"Cell size","score":0.42043623328208923},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4115142822265625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26743191480636597},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24315646290779114},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.21615061163902283},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1516229212284088},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12764963507652283},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11562585830688477},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06997224688529968}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8546416759490967},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.647249698638916},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6380867958068848},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.6134061813354492},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6038293838500977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5450355410575867},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5195969939231873},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5040713548660278},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4405056834220886},{"id":"https://openalex.org/C3017597547","wikidata":"https://www.wikidata.org/wiki/Q189159","display_name":"Cell size","level":2,"score":0.42043623328208923},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4115142822265625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26743191480636597},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24315646290779114},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.21615061163902283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1516229212284088},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12764963507652283},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11562585830688477},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06997224688529968},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C95444343","wikidata":"https://www.wikidata.org/wiki/Q7141","display_name":"Cell biology","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2008.4681790","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2008.4681790","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2008 - 34th European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1505220924","https://openalex.org/W1559728301","https://openalex.org/W1584655023","https://openalex.org/W1667165204","https://openalex.org/W1973137995","https://openalex.org/W2010372967","https://openalex.org/W2104649041","https://openalex.org/W2121294303","https://openalex.org/W2132621842","https://openalex.org/W2142726556","https://openalex.org/W2151614652","https://openalex.org/W2166386966"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2112776829","https://openalex.org/W4323831463","https://openalex.org/W1504951709","https://openalex.org/W3202758229","https://openalex.org/W2372710105","https://openalex.org/W2915176329","https://openalex.org/W2241423040"],"abstract_inverted_index":{"A":[0],"statistical":[1],"design":[2],"method,":[3],"for":[4],"the":[5,17,31,62],"SRAM":[6],"bit-cell,":[7],"is":[8,43],"proposed":[9],"to":[10,58],"ensure":[11],"a":[12,56],"high":[13],"yield,":[14],"while":[15],"meeting":[16],"specifications":[18],"of":[19,61],"stability,":[20],"writability,":[21],"read":[22],"speed,":[23],"leakage":[24],"and":[25,36,48,55],"area.":[26],"Optimal":[27],"bit-cell":[28,63],"designs":[29],"in":[30],"65":[32],"nm,":[33],"45":[34],"nm":[35,38],"32":[37],"technologies":[39],"are":[40],"derived.":[41],"It":[42],"demonstrated":[44],"that":[45],"memory":[46],"partitioning":[47],"longer":[49],"transistors":[50],"enable":[51],"smaller":[52],"transistor":[53],"widths,":[54],"close":[57],"50%":[59],"scaling":[60],"area":[64],"with":[65],"technology.":[66]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}