{"id":"https://openalex.org/W2097069023","doi":"https://doi.org/10.1109/esscirc.2007.4430358","title":"Gb/s CDR circuit for large synchronous networks","display_name":"Gb/s CDR circuit for large synchronous networks","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2097069023","doi":"https://doi.org/10.1109/esscirc.2007.4430358","mag":"2097069023"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2007.4430358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2007.4430358","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"Proceedings of ESSCIRC","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008823831","display_name":"Sitt Tontisirin","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sitt Tontisirin","raw_affiliation_strings":["Institute of Microelectronics, University of Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern , Kaiserslautern"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern , Kaiserslautern","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109326020","display_name":"Reinhard Tielert","orcid":null},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Reinhard Tielert","raw_affiliation_strings":["Institute of Microelectronics, University of Kaiserslautern, Kaiserslautern, Germany","University of Kaiserslautern , Kaiserslautern"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]},{"raw_affiliation_string":"University of Kaiserslautern , Kaiserslautern","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.4991,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59501626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"528","last_page":"531"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9671381711959839},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.68121337890625},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6008040308952332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.596562385559082},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5554503202438354},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.550956130027771},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5399472713470459},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5096962451934814},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.50868159532547},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5050864815711975},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.48926541209220886},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4723806381225586},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.4405463635921478},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4214674234390259},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3930075466632843},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3381883502006531},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2896553575992584},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20673340559005737},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16766759753227234},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11097800731658936},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09167423844337463}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9671381711959839},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.68121337890625},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6008040308952332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.596562385559082},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5554503202438354},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.550956130027771},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5399472713470459},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5096962451934814},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.50868159532547},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5050864815711975},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.48926541209220886},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4723806381225586},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.4405463635921478},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4214674234390259},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3930075466632843},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3381883502006531},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2896553575992584},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20673340559005737},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16766759753227234},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11097800731658936},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09167423844337463}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2007.4430358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2007.4430358","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"Proceedings of ESSCIRC","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1485713208","https://openalex.org/W1583997523","https://openalex.org/W2028081350","https://openalex.org/W2126057508"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2386852732","https://openalex.org/W4248271274","https://openalex.org/W28045209","https://openalex.org/W4364323041","https://openalex.org/W2615366277","https://openalex.org/W1564896735","https://openalex.org/W1995174288","https://openalex.org/W2104362597","https://openalex.org/W41519493"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,22,51,104],"fully":[4],"integrated":[5,79],"clock":[6,13,25,31,74,105],"and":[7,26,30,44,64],"data":[8,27,62,114],"recovery":[9,28],"circuit":[10],"(CDR)":[11],"for":[12],"distribution":[14],"in":[15,96],"large":[16],"synchronous":[17],"networks.":[18],"By":[19],"utilizing":[20],"of":[21,89,108],"2-loop":[23],"architecture,":[24],"loop":[29],"jitter":[32,42,45,75,81,88,107,117],"filtering":[33,76],"loop,":[34,50,77],"the":[35,48,73,87],"CDR":[36,49,93],"has":[37],"no":[38],"trade-off":[39],"between":[40],"its":[41],"tolerance":[43],"filtering.":[46],"In":[47,72],"power-efficient":[52],"1/4-rate":[53],"phase":[54],"frequency":[55],"detector":[56],"is":[57,83],"applied":[58],"to":[59,85],"provide":[60,103],"inherent":[61],"demultiplexing":[63],"an":[65,68,78],"operation":[66],"without":[67],"external":[69],"reference":[70],"clock.":[71,91],"low":[80],"LC-VCO":[82],"used":[84],"improve":[86],"recovered":[90],"The":[92],"was":[94],"implemented":[95],"0.18":[97],"mum":[98],"CMOS":[99],"technology.":[100],"It":[101],"can":[102],"with":[106,115],"4.2ps":[109],"rms":[110],"from":[111],"2Gb/s":[112],"serial":[113],"ISI":[116],"150ps":[118],"P-P.":[119]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
