{"id":"https://openalex.org/W2130365397","doi":"https://doi.org/10.1109/esscirc.2007.4430276","title":"A wide-range duty-independent all-digital multiphase clock generator","display_name":"A wide-range duty-independent all-digital multiphase clock generator","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2130365397","doi":"https://doi.org/10.1109/esscirc.2007.4430276","mag":"2130365397"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2007.4430276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2007.4430276","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"Proceedings of ESSCIRC","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023963476","display_name":"Hyunsoo Chae","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyunsoo Chae","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030160389","display_name":"Sangdon Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangdon Jung","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777092","display_name":"Chulwoo Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023963476"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74767994,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.9285300374031067},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6158872842788696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6091193556785583},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5235249996185303},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5179159045219421},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.5156630277633667},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5126170516014099},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5110574960708618},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5027902126312256},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4962344765663147},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.47902077436447144},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46516871452331543},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.45090052485466003},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4487648010253906},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4114653468132019},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.32074981927871704},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2581025958061218},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.19782915711402893},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13782954216003418},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11810469627380371},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1155584454536438},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07117953896522522}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.9285300374031067},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6158872842788696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6091193556785583},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5235249996185303},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5179159045219421},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.5156630277633667},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5126170516014099},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5110574960708618},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5027902126312256},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4962344765663147},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.47902077436447144},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46516871452331543},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.45090052485466003},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4487648010253906},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4114653468132019},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.32074981927871704},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2581025958061218},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.19782915711402893},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13782954216003418},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11810469627380371},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1155584454536438},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07117953896522522},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2007.4430276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2007.4430276","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"Proceedings of ESSCIRC","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1480586493","https://openalex.org/W1506950392","https://openalex.org/W1533711155","https://openalex.org/W1558158353","https://openalex.org/W2101597431","https://openalex.org/W2128107237","https://openalex.org/W2143645323","https://openalex.org/W2147912039"],"related_works":["https://openalex.org/W2169622190","https://openalex.org/W2089034285","https://openalex.org/W2117541676","https://openalex.org/W2169618112","https://openalex.org/W2124909075","https://openalex.org/W2377749234","https://openalex.org/W1607003253","https://openalex.org/W2106078580","https://openalex.org/W3013924136","https://openalex.org/W2358516775"],"abstract_inverted_index":{"A":[0],"wide-range,":[1],"input-duty-independent,":[2],"all-digital,":[3],"multiphase":[4],"clock":[5,26,72],"generator":[6,27],"is":[7,20],"proposed.":[8],"By":[9],"using":[10],"a":[11,39,43,52,60],"supply":[12,17],"noise":[13,18],"filtering":[14],"block":[15],"power":[16],"effect":[19],"reduced.":[21],"Furthermore,":[22],"because":[23],"the":[24],"proposed":[25],"consists":[28],"of":[29,70],"all-digital":[30],"logic":[31],"gates,":[32],"it":[33],"can":[34],"be":[35],"easily":[36],"migrated":[37],"to":[38,65],"different":[40],"process":[41],"within":[42,67],"short":[44],"time.":[45],"The":[46],"circuit":[47],"has":[48],"been":[49],"fabricated":[50],"with":[51],"0.18\u03bcm":[53],"1P4M":[54],"CMOS":[55],"technology":[56],"and":[57],"operates":[58],"over":[59],"frequency":[61],"range":[62],"from":[63],"300MHz":[64],"1.5GHz":[66],"5":[68],"cycles":[69],"reference":[71]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}