{"id":"https://openalex.org/W3151801037","doi":"https://doi.org/10.1109/esscirc.2007.4430241","title":"Architecture approaching the atomic scale","display_name":"Architecture approaching the atomic scale","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W3151801037","doi":"https://doi.org/10.1109/esscirc.2007.4430241","mag":"3151801037"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc.2007.4430241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2007.4430241","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"Proceedings of ESSCIRC","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Andre DeHon","raw_affiliation_strings":["Department of Electrical and Systems Engineerin, University of Pennsylvania, Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Systems Engineerin, University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5087585086"],"corresponding_institution_ids":["https://openalex.org/I79576946"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"280","issue":null,"first_page":"11","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7176181077957153},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.6299464702606201},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6247627139091492},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6029557585716248},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5592035055160522},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.541489839553833},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5053918361663818},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4665173292160034},{"id":"https://openalex.org/keywords/ideal","display_name":"Ideal (ethics)","score":0.4373134970664978},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4307982921600342},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41730254888534546},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.386669397354126},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32451796531677246},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2822914719581604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2775973081588745},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.17741620540618896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16862818598747253},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1417258083820343},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10307750105857849}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7176181077957153},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.6299464702606201},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6247627139091492},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6029557585716248},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5592035055160522},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.541489839553833},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5053918361663818},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4665173292160034},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.4373134970664978},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4307982921600342},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41730254888534546},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.386669397354126},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32451796531677246},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2822914719581604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2775973081588745},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.17741620540618896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16862818598747253},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1417258083820343},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10307750105857849},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc.2007.4430241","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc.2007.4430241","pdf_url":null,"source":{"id":"https://openalex.org/S4210191203","display_name":"Proceedings of ESSCIRC","issn_l":"1930-8833","issn":["1930-8833","2643-1319"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2007 - 33rd European Solid-State Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":60,"referenced_works":["https://openalex.org/W10024309","https://openalex.org/W1502534336","https://openalex.org/W1523051745","https://openalex.org/W1550801008","https://openalex.org/W1960026154","https://openalex.org/W1965368032","https://openalex.org/W1967180584","https://openalex.org/W1967575124","https://openalex.org/W1978953652","https://openalex.org/W1985555064","https://openalex.org/W1999567786","https://openalex.org/W2005261685","https://openalex.org/W2005578936","https://openalex.org/W2009542643","https://openalex.org/W2019168991","https://openalex.org/W2022829874","https://openalex.org/W2024983953","https://openalex.org/W2027006268","https://openalex.org/W2030496130","https://openalex.org/W2041424982","https://openalex.org/W2043557016","https://openalex.org/W2047507725","https://openalex.org/W2050111978","https://openalex.org/W2061991384","https://openalex.org/W2063782027","https://openalex.org/W2072104361","https://openalex.org/W2076874689","https://openalex.org/W2088782863","https://openalex.org/W2088915729","https://openalex.org/W2089005749","https://openalex.org/W2093121578","https://openalex.org/W2095253276","https://openalex.org/W2098580997","https://openalex.org/W2099708835","https://openalex.org/W2100279204","https://openalex.org/W2100903675","https://openalex.org/W2109034559","https://openalex.org/W2111173832","https://openalex.org/W2112721090","https://openalex.org/W2112862765","https://openalex.org/W2117601104","https://openalex.org/W2122819799","https://openalex.org/W2137249916","https://openalex.org/W2138154461","https://openalex.org/W2138176250","https://openalex.org/W2144087168","https://openalex.org/W2147004330","https://openalex.org/W2148987260","https://openalex.org/W2151612258","https://openalex.org/W2154130651","https://openalex.org/W2157650220","https://openalex.org/W2161923694","https://openalex.org/W2162983760","https://openalex.org/W2951844306","https://openalex.org/W3147212398","https://openalex.org/W4233477625","https://openalex.org/W6630040333","https://openalex.org/W6631410163","https://openalex.org/W6640961583","https://openalex.org/W6676415284"],"related_works":["https://openalex.org/W2402858125","https://openalex.org/W1944377106","https://openalex.org/W2540829757","https://openalex.org/W2534453537","https://openalex.org/W1955050163","https://openalex.org/W1518357657","https://openalex.org/W3153947837","https://openalex.org/W1818865594","https://openalex.org/W2102341772","https://openalex.org/W1541210136"],"abstract_inverted_index":{"Both":[0],"bottom-up":[1],"and":[2,13,41,51,64],"top-down":[3],"techniques":[4,40],"have":[5],"been":[6],"used":[7],"to":[8,69,86,99],"fabricate":[9],"assemblies":[10],"of":[11,24,89],"devices":[12],"interconnect":[14],"where":[15],"key,":[16],"density-defining":[17],"feature":[18],"sizes":[19],"are":[20],"on":[21],"the":[22,57],"order":[23],"ten":[25],"atoms":[26],"wide.":[27],"We":[28,54],"show":[29],"how":[30],"complete":[31],"computing":[32],"architectures":[33],"can":[34,83],"be":[35],"constructed":[36],"from":[37],"these":[38,71],"new":[39],"building":[42],"blocks":[43],"despite":[44],"high":[45],"defect":[46],"rates,":[47],"extreme":[48],"regularity":[49],"requirements,":[50],"statistical":[52],"assembly.":[53],"further":[55],"highlight":[56],"paradigm":[58],"shifts":[59],"in":[60],"integrated":[61],"circuit":[62],"design":[63,82],"architecture":[65],"which":[66],"appear":[67],"necessary":[68],"accommodate":[70],"atomic-scale":[72],"effects.":[73],"Our":[74],"estimates":[75],"suggest":[76],"a":[77],"10":[78],"nm":[79],"full-pitch":[80],"FPGA-like":[81],"achieve":[84],"one":[85],"two":[87],"orders":[88],"magnitude":[90],"greater":[91],"logic":[92],"density":[93],"than":[94],"ideal,":[95],"defect-free":[96],"lithographic":[97],"scaling":[98],"22":[100],"nm.":[101]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}